Static information storage and retrieval – Read/write circuit – Sipo/piso
Patent
1995-08-03
1996-06-04
Nelms, David C.
Static information storage and retrieval
Read/write circuit
Sipo/piso
365194, 365221, 36523005, 36523009, G11C 700
Patent
active
055240984
ABSTRACT:
An integrated circuit multiport memory supports synchronous access through a serial port. In operation, a multiport memory of the present invention is coupled to a free running clock signal and a clock enable signal for internally synchronizing serial access. The external clock enable signal prevents incrementing the sequence of serial access when serial access is interrupted. In a synchronous memory of the present invention, the write data signal need not be held after the active edge of the serial clock, since serial data hold time is made independent of serial access memory write timing parameters. When serial data signals are conveyed on a bidirectional line of a asynchronous serial data port of the present invention, a direction control circuit of the present invention is responsive to transfer and write enable signals and independent of the conventional serial output enable signal.
REFERENCES:
patent: 4484187 (1984-11-01), Brown et al.
patent: 4498155 (1985-02-01), Mohan Rao
patent: 4553167 (1985-11-01), Kinoshita
patent: 4648077 (1987-03-01), Pinkham et al.
patent: 4734880 (1988-03-01), Collins
patent: 4897818 (1990-01-01), Redwine et al.
patent: 4941127 (1990-07-01), Hashimoto
patent: 4987559 (1991-01-01), Miyauchi et al.
patent: 4994912 (1991-02-01), Lumelsky et al.
patent: 5260905 (1993-11-01), Mori
Holland Stephen D.
Ingalls Charles L.
Dinh Son
Micro)n Technology, Inc.
Nelms David C.
LandOfFree
Controlling synchronous serial access to a multiport memory does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Controlling synchronous serial access to a multiport memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Controlling synchronous serial access to a multiport memory will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-390669