Boots – shoes – and leggings
Patent
1996-08-27
1997-05-13
Pan, Daniel H.
Boots, shoes, and leggings
395674, 395287, 395728, 364DIG1, 364DIG2, G06F 1202, G06F 1320
Patent
active
056301669
ABSTRACT:
A plurality of processors each includes a central processor unit for processing programs at predetermined synchronization priority levels and a cache memory. A memory shared by all of the processors includes an synchronization level table which identifies a processor operating at each synchronization priority level. A common bus interconnects the processors and the memory. When a processor is to execute a program, it adjusts its synchronization priority level to a predetermined synchronization priority level by accessing the synchronization level table over the common bus to determine whether the level is accessible and, if so, places an entry in the table to indicate that the synchronization priority level is occupied. If the synchronization priority level is not accessible, the processor continually monitors the entry in the table over the common bus to determine when it is accessible by monitoring its cache, which contains a copy of the table entry associated with the synchronization priority level. When the synchronization priority level becomes accessible, the cache copy is invalidated so that the processor then has to use the table.
REFERENCES:
patent: 4096571 (1978-06-01), Vander Mey
patent: 4149245 (1979-04-01), Gannon
patent: 4317168 (1982-02-01), Messina et al.
patent: 4393459 (1983-07-01), Huntley et al.
patent: 4530055 (1985-07-01), Hamstra et al.
patent: 4547849 (1985-10-01), Louie et al.
patent: 4547850 (1985-10-01), Genma
patent: 4590555 (1986-05-01), Bourrez
patent: 4642758 (1987-02-01), Teng
patent: 4648065 (1987-03-01), Zenk
patent: 4873687 (1989-10-01), Breu
patent: 4888726 (1989-12-01), Struger et al.
patent: 4897780 (1990-01-01), Lakness
patent: 4932040 (1990-06-01), Barlow
patent: 4942552 (1990-07-01), Mehill et al.
patent: 4984153 (1991-01-01), Kregness et al.
patent: 5055999 (1991-10-01), Frank et al.
Design Entry, Electronic Design Sep. 6, 1984.
Farnham Stuart
Gamache Rodney
Harvey Michael
Laing William A.
Morse Kathleen
Digital Equipment Corporation
Pan Daniel H.
LandOfFree
Controlling requests for access to resources made by multiple pr does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Controlling requests for access to resources made by multiple pr, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Controlling requests for access to resources made by multiple pr will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1394712