Controlling access to a primary memory

Details Controlling access to a primary memory Controlling access to a primary memory

2005-08-30

2005-08-30

Padmanabhan, Mano (Department: 2188)

Electrical computers and digital processing systems: memory

Storage accessing and control

Specific memory composition

C712S032000, C712S245000

Reexamination Certificate

active

06938118

ABSTRACT:
The invention relates to a primary memory such as a dynamic random access memory, and a method and controller for controlling access to such a memory. The access control for the primary memory (60) is intimately associated with the microcode instructions of a processor (10) connected to the memory. The access control is integrated into the microcode program (22) of the processor, and each microcode instruction includes a control instruction used in controlling the operation of a memory controller (50). In the case of a DRAM, the DRAM controller (50) controls access to the DRAM (60) by executing, for each DRAM access, a sequence of DRAM control operations in response to a corresponding sequence of control instructions included in the microcode instructions of the processor. Preferably, the control instruction included in each microcode instruction only constitutes a part of the microcode instruction, and the remaining part of the microcode instruction is used by the processor for other purposes, such as determining address information for the DRAM and processing the data that is transferred between processor and DRAM.

REFERENCES:
patent: 5153856 (1992-10-01), Takahashi
patent: 5652860 (1997-07-01), Sato
patent: 5987589 (1999-11-01), Kawasaki et al.
patent: 6101584 (2000-08-01), Satou et al.
patent: 6192446 (2001-02-01), Mullarkey et al.
patent: 6338108 (2002-01-01), Motomura
patent: 6691206 (2004-02-01), Rubinstein
patent: 2002/0004882 (2002-01-01), Kai et al.
patent: 9 171 484 (1997-06-01), None
patent: 10 049 437 (1998-02-01), None
patent: 10 105 457 (1998-04-01), None
patent: WO 96/29652 (1996-09-01), None
patent: WO 96/37830 (1996-11-01), None
patent: WO 97/27547 (1997-07-01), None
Computer Architecture, single and parallel system, , Mehdi R. Zargham, published in 1996 (p. 23-26).

Affiliated with

Also associated with

Rating

Controlling access to a primary memory does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Controlling access to a primary memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Controlling access to a primary memory will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3468625