Controlling a processor resource based on a compile-time...

Details Controlling a processor resource based on a compile-time... Controlling a processor resource based on a compile-time...

2005-08-23

2005-08-23

Cottingham, John R. (Department: 2116)

Electrical computers and digital processing systems: support

Computer power control

Power conservation

C713S320000, C713S322000

Reexamination Certificate

active

06934865

ABSTRACT:
A method, for use in a processor, includes estimating a number of instructions-per-cycle that will be executed by the processor based on static compile-time information extracted during compilation, and controlling a resource of the processor based on the estimated number of instructions-per-cycle. The resource may be a component of the processor that is controlled by throttling or deactivating the component.

REFERENCES:
patent: 5410669 (1995-04-01), Biggs et al.
patent: 5630143 (1997-05-01), Maher et al.
patent: 5655124 (1997-08-01), Lin
patent: 5704053 (1997-12-01), Santhanam
patent: 5774685 (1998-06-01), Dubey
patent: 5805907 (1998-09-01), Loper et al.
patent: 5857104 (1999-01-01), Natarjan et al.
patent: 5864697 (1999-01-01), Shiell
patent: 5875464 (1999-02-01), Kirk
patent: 5933860 (1999-08-01), Emer et al.
patent: 5949995 (1999-09-01), Freeman
patent: 5966544 (1999-10-01), Sager
patent: 6105139 (2000-08-01), Dey et al.
patent: 6219796 (2001-04-01), Bartley
patent: 6256743 (2001-07-01), Lin
patent: 6272676 (2001-08-01), Haghighat et al.
patent: 6334175 (2001-12-01), Chih
patent: 6393520 (2002-05-01), Yoshikawa et al.
patent: 6412105 (2002-06-01), Maslennikov et al.
patent: 6430693 (2002-08-01), Lin
patent: 6446181 (2002-09-01), Ramagopal et al.
patent: 6529943 (2003-03-01), Ohi
patent: 6539543 (2003-03-01), Guffens et al.
patent: 6574740 (2003-06-01), Odaohhara et al.
patent: 6625740 (2003-09-01), Datar et al.
patent: 6675305 (2004-01-01), Mohammad
patent: 6687838 (2004-02-01), Orenstien et al.
patent: 6795781 (2004-09-01), Aldridge et al.
patent: 6826652 (2004-11-01), Chauvel et al.
patent: 2001/0044891 (2001-11-01), McGrath et al.
patent: 2004/0010782 (2004-01-01), Moritz et al.
patent: 2004/0010783 (2004-01-01), Moritz et al.
patent: 2004/0205740 (2004-10-01), Lavery et al.
International Search Report.
Abraham et al., “Automatic and Efficient Evaluation of Memory Hierarchies for Embedded Systems”, Hewlett-Packard Laboratories, Palo Alto, CA (undated).
Advanced Micro Devices, Inc., “Real-World Application Performance”, QuantiSpeed Architecture, Sep. 2001.
Albonesi, David H, “Selective Cache Ways: On-Demand Cache Resource Allocation.” Department of Electrical and Computer Engineering, University of Rochester, Rochester, NY (undated).
Anderson et al., “Physical Design of a Fourth-Generation POWER GHz Microprocessor”, Digest of Technical Papers, pp. 232-233, 451, 2001 IEEE International Solid-State Circuits Conference.
Bahar et al., “Power and Energy Reduction Via Pipeline Balancing”, IEEE 2001.
Baniasadi et al., “Instruction Flow-Based Front-end Throttling for Power-Aware High-Performance Processors”, pp. 16-21, ISLPED '01, Aug. 6-7, Huntington Beach, CA.
Bechade et al., “A 32b 66MHz 1.8W Microprocessor”, Digest of Technical Papers, pp. 208-209, 1994 International Solid-State Circuits Conference.
Benini, et al., “A Recursive Algorithm for Low-Power Memory Partitioning”, pp. 78-83, ISLPED '00, Rapallo, Italy.
Brooks et al., “Wattch: A Framework for Architectural-Level Power Analysis and Optimizations”, pp. 83-94, ISCA 2000, Vancouver, Canada.
Burger et al., “The SimpleScalar Tool Set, Version 2.0”, University of Wisconsin-Madison (undated).
Buyuktosunoglu et al., “An Adaptive Issue Queue for Reduced Power at High Performance”Power-Aware Computer Systems, First International Workshop, PACS 2000, Cambridge, MA Nov. 2000.
Calder et al., “Fast & Accurate Instruction Fetch and Branch Prediction”, University of Colorado, pp. 2-11, IEEE 1994.
Calder et al., “Next Cache Line and Set Prediction”, pp. 287-296, ISCA 1995, Santa Margherita, Liqure, Italy.
Cantin et al., “Cache Performance for Selected SPEC CPU2000 Benchmarks”, Computer Architecture News, vol. 29, No. 4, pp. 13-18, Sep. 2001.
Chiou et al., “Application-Specific Memory Management for Embedded Systems Using Software-Controlled Caches”, pp. 416-419, DAC 2000, Los Angeles, CA.
Cooper et al., “Compiler-Controlled Memory”, ACM SIGPLAN, vol. 33, No. 11, pp. 2-11, Nov. 1998.
Delaluz et al., “Energy-Oriented Compiler Optimizations for Partitioned Memory Architectures”, Pennsylvania State University (undated).
http://www.eecs.harvard.edu/hube/software/software.html.
Falsafi et al., “Power-Aware Computer Systems”, First International Workshop, PACS 2000, Cambridge, MA, (Revised Papers), pp. 24-39, Nov. 12, 2000.
Folegnani et al., “Energy-Effective Issue Logic”, Barcelona, Spain, IEEE 2001.
Ghiasi et al., “Using IPC Variation in Workloads with Externally Specified Rates to Reduce Power Consumption”, pp. 1-10, University of Colorado (undated).
Gowan et al., “Power Considerations in the Design of the Alpha 21264 Microprocessor”, pp. 726-731, DAC 98, San Francisco, CA.
Henry et al., “Circuits for Wide-Window Superscalar Processors”, pp. 236-247, ISCA 2000, Vancouver BC Canada.
Hinton et al., “The Microarchitecture of the Pentium® 4 Processor”, Intel Technology Journal Q1, pp. 1-13, 2001.
Huang et al., “Data Cache Decomposition for Energy Efficiency”, ISLPED '01, Proceedings of the 2001 International Symposium on Low Power Electronics and Design, pp. 10-15, Aug. 6-7, 2001.
Intel, “Intel® StrongARM SA-1110 Microprocessor”, Brief Datasheet, pp. 1-9, Apr. 2000.
Jain et al., “A 1.2Ghz Alpha Microprocessor with 44.8GB/s Chip Pin Bandwidth”, Digest of Technical Papers, pp. 240-241, 2001 IEEE International Solid-State Circuits Conference.
Kever et al., “A 200MHz RISC Microprocessor with 128kB On-Chip Caches”, Digest of Technical Papers, pp. 410-411, 495, 1997 IEEE International Solid-State Circuits Conference, Feb. 8, 1997.
Kin et al., “The Filter Cache: An Energy Efficient Memory Structure”, MICRO-30, Proceedings of the 30thAnnual International Symposium on Microarchitecture, pp. 184-193, Dec. 1-3, 1997.
Kowalczyk et al., “First-Generation MAJC Dual Microprocessor”, Digest of Technical Papers, pp. 236-237, 451, 2001 IEEE International Solid-State Circuits Conference, Feb. 6, 2001.
Kulkarni et al, “Advanced Data Layout Optimization for Multimedia Applications”, (undated).
Lam et al., “Limits of Control Flow on Parallelism”, Stanford University, pp. 46-57, 1992.
Larsen et al., “Exploiting Superword Level Parallelism with Multimedia Instruction Sets”, pp. 145-156, PLDI 2000, Vancouver, British Columbia, Canada.
Lee et al., “MediaBench: A Tool for Evaluating and Synthesizing Multimedia and Communications System”, University of California, pp. 330-335, (undated).
Lee et al., “Region-Based Caching: An Energy-Delay Efficient Memory Architecture for Embedded Processors”, CASES '00, Nov. 17-18, 2000, San Jose, CA.
Leenstra et al., “A 1.8 GHz Instruction Window Buffer”, Digest of Technical Papers, pp. 314-315, 459, 2001 IEEE International Solid-State Circuits Conference, Feb. 7, 2001.
Manne et al., “Pipeline Gating: Speculation Control for Energy Reduction”, University of Colorado (undated).
Marculescu, Diana, “Profile-Driven Code Execution for Low Power Dissipation”, pp. 253-255, ISLPED '00 Rapallo, Italy.
Maro et al., “Dynamically Reconfiguring Processor Resources to Reduce Power Consumption in High-Performance Processors”, pp. 97-111, PACS 2000, 2001.
Memik et al., “A Selective Hardware/Compiler Approach for Improving Cache Locality”, Northwestern University, pp. 1-21 (undated).
Michaud et al., “Data-Flow Prescheduling for Large Instruction Windows in Out-of-Order Processors”, pp. 27-36, 2001 IEEE.
Milutinovic et al., “The Split Temporal/Spatial Cache: Initial Performance Analysis”, Proceedings of the SCIzzL-5, Santa Clara, CA, Mar. 26, 1996.
Montanaro et al., “

Affiliated with

Also associated with

Rating

Controlling a processor resource based on a compile-time... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Controlling a processor resource based on a compile-time..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Controlling a processor resource based on a compile-time... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3497105