Controller for refreshing memories

Details Controller for refreshing memories Controller for refreshing memories

2005-02-22

2008-01-29

Choi, Woo H. (Department: 2189)

Electrical computers and digital processing systems: memory

Storage accessing and control

Specific memory composition

Reexamination Certificate

active

07325089

ABSTRACT:
A memory utilizes a data refresh algorithm to preserve data integrity over disturbances caused by memory programming or erase operations. The memory device maintains a counter for each memory block or sector. When a memory block or sector is erased or programmed, the associated counter is set to a predetermined value while other counters are incremented or decremented. Whenever a counter reaches a predetermined threshold value, the associated block or sector is refreshed. The threshold value is set to ensure that each block or sector is refreshed before data integrity is adversely affected by disturbances caused by repeated programming and erase operations.

REFERENCES:
patent: 5715193 (1998-02-01), Norman
patent: 5724285 (1998-03-01), Shinohara
patent: 6000006 (1999-12-01), Bruce et al.
patent: 6240032 (2001-05-01), Fukumoto
patent: 6249838 (2001-06-01), Kon
patent: 6480416 (2002-11-01), Katayama et al.
patent: 6493270 (2002-12-01), Chevallier
patent: 6636937 (2003-10-01), Peter
patent: 6639839 (2003-10-01), Chou et al.

Affiliated with

Also associated with

Rating

Controller for refreshing memories does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Controller for refreshing memories, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Controller for refreshing memories will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3964914