Controller for multiple instruction thread processors

Details Controller for multiple instruction thread processors Controller for multiple instruction thread processors

2011-08-23

2011-08-23

An, Meng A (Department: 2195)

Electrical computers and digital processing systems: virtual mac

Task management or control

Reexamination Certificate

active

08006244

ABSTRACT:
A mechanism controls a multi-thread processor so that when a first thread encounters a latency event for a first predefined time interval temporary control is transferred to an alternate execution thread for duration of the first predefined time interval and then back to the original thread. The mechanism grants full control to the alternate execution thread when a latency event for a second predefined time interval is encountered. The first predefined time interval is termed short latency event whereas the second time interval is termed long latency event.

REFERENCES:
patent: 5280479 (1994-01-01), Mary
patent: 5353418 (1994-10-01), Nikhil et al.
patent: 5357617 (1994-10-01), Davis et al.
patent: 5404469 (1995-04-01), Chung et al.
patent: 5428769 (1995-06-01), Glaser et al.
patent: 5483641 (1996-01-01), Jones et al.
patent: 5485626 (1996-01-01), Lawlor et al.
patent: 5560029 (1996-09-01), Papadopoulos et al.
patent: 5574939 (1996-11-01), Keckler et al.
patent: 5608720 (1997-03-01), Biegel et al.
patent: 5742782 (1998-04-01), Ito et al.
patent: 5752030 (1998-05-01), Konno et al.
patent: 5812811 (1998-09-01), Dubey et al.
patent: 5887166 (1999-03-01), Mallick et al.
patent: 5907702 (1999-05-01), Flynn et al.
patent: 5944816 (1999-08-01), Dutton et al.
patent: 5968167 (1999-10-01), Whittaker et al.
patent: 6049867 (2000-04-01), Eickemeyer et al.
patent: 6088788 (2000-07-01), Borkenhagen et al.
patent: 6161166 (2000-12-01), Doing et al.
patent: 6212544 (2001-04-01), Borkenhagen et al.
patent: 6237074 (2001-05-01), Phillips et al.
patent: 6504621 (2003-01-01), Salgado
patent: 6507862 (2003-01-01), Joy et al.
patent: 6661794 (2003-12-01), Wolrich et al.
patent: 05-189251 (1993-07-01), None
patent: 11-212809 (1999-08-01), None
patent: 11-327930 (1999-11-01), None
patent: 99/31589 (1999-06-01), None
Exploiting Choice: Instruction Fetch and Issue on an Implementable Simultaneous Multithreading Processor Tullsen et al, Proceedings of 23rdAnnual International Symposium on Computer Architecture, 1996.
Manu Gulati et al.,“Performance Study of a Multithreaded Superscalar Microprocessor”, 1996 IEEE pp. 291-301.

Affiliated with

Also associated with

Rating

Controller for multiple instruction thread processors does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Controller for multiple instruction thread processors, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Controller for multiple instruction thread processors will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2766152