Controller for dual ported memory

Details Controller for dual ported memory Controller for dual ported memory

1989-06-27

1991-03-19

Popek, Joseph A.

Static information storage and retrieval

Addressing

Multiple port access

36523002, 3652335, G11C 800

Patent

active

050016717

ABSTRACT:
The present invention is a controller for producing a dual port function from a single port memory with an improved memory cycle time. An address or control signal transition for one port generates an access request signal for that port. The access request signal both (1) blocks an access request by the other port for its duration and (2) generates a series of signals for a memory access for the selected port. A multiplexer for providing addresses to the memory core from two ports is switched to select a second port while a first port access is in progress. The output of the multiplexer is not enabled until the memory core access is completed. Thus, the set-up time for the second set of addresses is allowed to overlap the memory core access time for the first set of addresses thereby reducing overall cycle time.

REFERENCES:
patent: 4610004 (1986-09-01), Moller et al.
patent: 4685088 (1987-08-01), Iannucci
"A 2K.times.9 Dual Port Memory", Frank E. Barber et al., AT&T Bell Laboratories, Allentown, Pa., 1985 IEEE International Solid-State Circuits Conference.

Affiliated with

Also associated with

Rating

Controller for dual ported memory does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Controller for dual ported memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Controller for dual ported memory will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2015694