Controller for controlling direct memory access

Details Controller for controlling direct memory access Controller for controlling direct memory access

2005-02-22

2005-02-22

Shin, Christopher B. (Department: 2182)

Electrical computers and digital data processing systems: input/

Input/output data processing

Input/output data buffering

C710S022000

Reexamination Certificate

active

06859850

ABSTRACT:
A controller for controlling direct memory access. Such a controller is particularly applicable when applied to a transport interface in the receiver of a digital set-top-box for television systems. A storage means stores the base and top addresses of a circular buffer in a memory to which received data is to be forwarded and stored, and a write pointer for such buffer is also stored in the storage means. Addressing circuitry generates the address to which the receive data is to be written in dependence on the stored base and top addresses and the write pointer. Output circuitry writes the data into the circular buffer at the location identified by the generated address.

REFERENCES:
patent: 5347637 (1994-09-01), Halford
patent: 5361372 (1994-11-01), Rege et al.
patent: 5446839 (1995-08-01), Dea et al.
patent: 5602920 (1997-02-01), Bestler et al.
patent: 5640596 (1997-06-01), Takamoto et al.
patent: 5845153 (1998-12-01), Sun et al.
patent: 6032179 (2000-02-01), Osborne
patent: 0 735 776 (1996-10-01), None
patent: 0 785 675 (1997-07-01), None

Affiliated with

Also associated with

Rating

Controller for controlling direct memory access does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Controller for controlling direct memory access, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Controller for controlling direct memory access will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3451583