Controllable width or gate

Details Controllable width or gate Controllable width or gate

1995-04-26

1996-03-26

Westin, Edward P.

Electronic digital logic circuitry

Multifunctional or programmable

Having details of setting or programming of interconnections...

326 44, 326 49, 326113, H03K 19173

Patent

active

055024017

ABSTRACT:
A controllable width OR gate employs a plurality of controllable OR gate cells. If the maximum width of the data to be ORed is N bits, then N-1 such controllable OR gate cells are needed. Each controllable OR gate cell 100 has four data inputs, OR0, ST0, OR1 and ST1, and a single control input CO. Each controllable OR gate cell has two outputs: ORout and STout. A first OR gate forms the OR of the OR0 and OR1 inputs unconditionally as the ORout output. A second OR gate forms the OR of the OR0 input and the ST1 input. Two pass gates are controlled in the opposite sense via the signal on control input C0 due to an invertor. If C0 is "1", then the output the second OR gate (OR0 OR ST1) is supplied to output STout. If C0 is "0", the ST0 input is supplied to output STout. Layers of the controllable OR gate cell can be used to from a wide controllable width OR gate. Each layer of cells is controlled by a corresponding bit of the control word. The STout of a single cell of a final layer forms the controllable width OR gate output.

REFERENCES:
patent: 3912914 (1975-10-01), Moylan
patent: 5012135 (1991-04-01), Kaplinsky
patent: 5138198 (1992-08-01), Shen et al.

Affiliated with

Also associated with

Rating

Controllable width or gate does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Controllable width or gate, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Controllable width or gate will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-918695