Electronic digital logic circuitry – Signal sensitivity or transmission integrity – Bus or line termination
Patent
1994-07-11
1996-05-28
Westin, Edward P.
Electronic digital logic circuitry
Signal sensitivity or transmission integrity
Bus or line termination
327321, H03K 1716, H03K 301
Patent
active
055215289
ABSTRACT:
A controllable bus terminator for providing a switchable termination on a bus having a plurality of conductors, wherein the controllable bus terminator includes a voltage regulator, a plurality of termination networks, each having a first terminal and a second terminal wherein the second terminal of each of the termination networks provides an output terminal of the bus terminator. The bus terminator further includes a plurality of electrically controllable switches, each of the switches having a first port coupled to the voltage regulator and a second port coupled to the first terminal of a corresponding one of the termination networks wherein each of the switches couples the corresponding termination network to the voltage regulator when the corresponding switch is in a first state and wherein each of the switches disconnects the corresponding termination network from the voltage regulator when the corresponding switch is in a second state.
REFERENCES:
patent: Re33378 (1990-10-01), Mehl
patent: 3135874 (1964-06-01), Lucas et al.
patent: 3155963 (1964-11-01), Boensel
patent: 4015147 (1977-03-01), Davidson et al.
patent: 4220876 (1980-09-01), Ray
patent: 4565959 (1986-01-01), Nagano
patent: 4675551 (1987-06-01), Stevenson et al.
patent: 4748426 (1988-05-01), Stewart
patent: 4821170 (1989-04-01), Bernick et al.
patent: 4831283 (1989-05-01), Newton
patent: 4859877 (1989-08-01), Cooperman et al.
patent: 4864291 (1989-09-01), Korpi
patent: 4920339 (1990-04-01), Friend et al.
patent: 4965801 (1990-10-01), DuLac
patent: 4988890 (1991-01-01), Narhi et al.
patent: 5020284 (1991-07-01), Feldbaumer et al.
patent: 5029284 (1991-07-01), Feldbaumer et al.
patent: 5272396 (1993-12-01), Mammano et al.
patent: 5338979 (1994-08-01), Mammano et al.
"Push SCSI Performance to the Limit", Paul Boulay, Kurt Chan, and James E. Schuessler, Electronic Design, May 10, 1990, pp. 85-88 and 90-92.
"Linear Technology Corporation Linear Databook 1990", Linear Technology Corporation, 1989, pp. 2, 4-9, 4-15, 4-17, 4-28, 4-29, 4-45, 4-57, 4-69, 4-89, 4-99, 4-100, 4-113, 4-122, 4-124, 4-125.
"Linear Technology Corporation Linear Databook Supplement 1988", Linear Technology Corporation, 1987, cover p. and pp. S10-23 and S10-24.
"Linear Technology LT1086/LT1086-5/LT1086-12", Linear Technology Corporation, 1988, pp. 1-12.
"The New IEEE Standard Dictionary of Electrical and Electronics Terms", Institute of Electrical and Electronics Engineers, 5th Edition, 1993, two cover sheets and p. 1471.
"McGraw-Hill Dictionary of Scientific and Technical Terms", McGraw-Hill Book Company, 1974, two cover sheets and p. 1582.
"Van Nostrand's Scientific Encyclopedia", D. Van Nostrand Company, Inc., 4th Edition, 1968, two cover sheets and p. 1951.
Jordan Mark
Mammano Robert A.
Roseen Richard
Unitrode Corporation
Westin Edward P.
LandOfFree
Controllable bus terminator does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Controllable bus terminator, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Controllable bus terminator will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-789533