Control of access to a memory by a device

Details Control of access to a memory by a device Control of access to a memory by a device

2007-12-04

2007-12-04

Bragdon, Reginald (Department: 2189)

Electrical computers and digital processing systems: memory

Storage accessing and control

Control technique

C711S173000, C713S193000

Reexamination Certificate

active

10714561

ABSTRACT:
The present invention provides a data processing apparatus and method for controlling access to a memory. The data processing apparatus has a secure domain and a non-secure domain, in the secure domain the data processing apparatus having access to secure data which is not accessible in the non-secure domain. The data processing apparatus comprises a device coupled to a memory via a device bus, and operable, when an item of data in the memory is required by the device, to issue onto the device bus a memory access request pertaining to either the secure domain or the non-secure domain. The memory is operable to store data required by the device, and contains secure memory for storing secure data and non-secure memory for storing non-secure data. In accordance with the present invention, the data processing apparatus further comprises partition checking logic coupled to the device bus and operable whenever the memory access request as issued by the device pertains to the non-secure domain, to detect if the memory access request is seeking to access the secure memory and upon such detection to prevent the access specified by that memory request. This approach significantly improves the security of data contained within a secure portion of memory.

REFERENCES:
patent: 4521852 (1985-06-01), Guttag
patent: 5581722 (1996-12-01), Welland
patent: 6292874 (2001-09-01), Barnett
patent: 6820177 (2004-11-01), Poisner
patent: 0 480 546 (1992-04-01), None
patent: 0574032 (1993-12-01), None
patent: 2176918 (1987-01-01), None
patent: 97/36235 (1997-10-01), None
patent: 02/03208 (2002-01-01), None
Related U.S. Appl. No. 10/714,518, filed Nov. 17, 2003, Watt et al.
Related U.S. Appl. No. 10/714,563, filed Nov. 17, 2003, Watt et al.
Related U.S. Appl. No. 10/714,178, filed Nov. 17, 2003, Orion et al.
Related U.S. Appl. No. 10/713,456, filed Nov. 17, 2003, Orion et al.
Related U.S. Appl. No. 10/714,521, filed Nov. 17, 2003, Belnet et al.
Related U.S. Appl. No. 10/713,303, filed Nov. 17, 2003, Symes.
Related U.S. Appl. No. 10/714,520, filed Nov. 17, 2003, Belnet et al.
Related U.S. Appl. No. 10/714,483, filed Nov. 17, 2003, Watt et al.
Related U.S. Appl. No. 10/714,516, filed Nov. 17, 2003, Watt et al.
Related U.S. Appl. No. 10/714,484, filed Nov. 17, 2003, Watt et al.
Related U.S. Appl. No. 10/714,562, filed Nov. 17, 2003, Watt et al.
Related U.S. Appl. No. 10/714,560, filed Nov. 11, 2003, Watt et al.
Related U.S. Appl. No. 10/714,565, filed Nov. 17, 2003, Watt et al.
Related U.S. Appl. No. 10/714,482, filed Nov. 17, 2003, Watt et al.
Related U.S. Appl. No. 10/713,454, filed Nov. 17, 2003, Mansell et al.
Related U.S. Appl. No. 10/714,519, filed Nov. 17, 2003, Watt et al.
Related U.S. Appl. No. 10/714,480, filed Nov. 17, 2003, Watt et al.
Related U.S. Appl. No. 10/714,481, filed Nov. 17, 2003, Watt.
Trusted Computing Group (TCB), Main Specification Version 1.1a, Sep. 1, 2001, pp. 1-x and 1-322.
D.N. Jutla et al, “Improving Applications Performance: A Memory Model and Cache Architecture”Computer Architecture News, vol. 25, No. 4, Sep. 1997, pp. 22-29.
L.A. Plana et al, “SPA—A Synthesisable Amulet Core for Smartcard Applications” Proceedings of the Eighth International Symposium on Asynchronous Circuits and Systems, Apr. 2002, pp. 201-210.
D.R. Engler et al, “Exokernel: An Operation System Architecture for Application-Level Resource Management”Operating Systems Review(SIGOPS), vol. 29, No. 5, Dec. 1995, pp. 251-266.
T. Chiueh et al, “Integrating Segmentation and Paging Protection for Safe, Efficient and Transparent Software Extensions”Operating Systems Review(SIGOPS) vol. 33, No. 5, Dec. 1999, pp. 140-153.
M. Levy, “MPF Hosts Premiere of ARM1136. Cores Combine ARMv6, Eight-Stage Pipeline, and More”Microprocessor Report, Oct. 2002, pp. 1-4.

Affiliated with

Also associated with

Rating

Control of access to a memory by a device does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Control of access to a memory by a device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Control of access to a memory by a device will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3879335