Error detection/correction and fault detection/recovery – Data processing system error or fault handling – Reliability and availability
Reexamination Certificate
2007-12-04
2010-06-01
Bonzo, Bryce P (Department: 2113)
Error detection/correction and fault detection/recovery
Data processing system error or fault handling
Reliability and availability
C714S055000
Reexamination Certificate
active
07730354
ABSTRACT:
The present invention offers an advanced control software verification technology, particularly, an assertion-based verification technology, by providing a control microcomputer verification device and vehicle-mounted control device that exhibit improved verification efficiency. Assertion-based verification is performed with a verification device that has a hardware configuration in which the verification device is independent of a CPU core of a microcomputer but operates in parallel with the CPU core of the microcomputer, which sequentially executes control software. The hardware to be employed to achieve the above purpose is a finite state machine based on microprogrammed control. An interrupt factor is branched immediately before an interrupt controller for the microcomputer and used as a transition input. When an abnormal transition is detected, a warning is output to the microcomputer as an interrupt or output to the outside in the form of a signal.
REFERENCES:
patent: 5163016 (1992-11-01), Har'El et al.
patent: 7496788 (2009-02-01), Alfieri et al.
patent: 2003/0135842 (2003-07-01), Frey et al.
patent: 2003/0226124 (2003-12-01), Marschner et al.
patent: 2005/0204345 (2005-09-01), Rivera et al.
patent: 2005/0278576 (2005-12-01), Hekmatpour
patent: 2006/0020949 (2006-01-01), Hoshino et al.
patent: 2006/0036914 (2006-02-01), Neumiller et al.
patent: 2006/0085774 (2006-04-01), Moorby
patent: 2006/0190239 (2006-08-01), Piper et al.
patent: 2007/0132477 (2007-06-01), Balog et al.
patent: 2007/0230645 (2007-10-01), Ly et al.
patent: 2008/0066030 (2008-03-01), Hekmatpour et al.
patent: 2008/0082946 (2008-04-01), Zilic et al.
patent: 2009/0144010 (2009-06-01), Witter et al.
patent: 2009/0192754 (2009-07-01), Balog et al.
patent: 2009/0193294 (2009-07-01), Nakamura et al.
patent: 1 628 222 (2006-02-01), None
patent: 2-92535 (1990-07-01), None
patent: 2006-12017 (2006-01-01), None
Japanese Office Action with English translation (Four (4) pages) dated Mar. 3, 2009.
Search Report/Office Action dated Aug. 4, 2008 (eight (8) pages).
Lemire, JF. et al., “Implementing e Assertion Checkers From an SDL Executable Specification”, [Online] 2003, pp. 1-8, Proc. Of Design and Verification Conference, San Jose, USA, XP00248148.
Bornione, D. et al., “On-Line Assertion-Based Verification with Proven Correct Monitors”, Information and Communications Technology, 2005. Enabling Technologies For The New Knowledge Society ITI 3RDInternational Conference On Cairo, Egypt 05-05- Dec. 2005, Piscataway, NJ, USA, IEEE Dec. 5, 2005 pp. 123-143, XP010911059.
Peterson, K. et al., “Assertion-Based On-Line Verification and Debug Environment for Complex Hardware Systems” Circuits and Systems, 2004. ISCAS '04 Proceedings Of The 2004 International Symposium On Vancouver, BC, Canada May 23-26, 2004, Piscataway, NJ, USA, IEEE, US, vol. 2, May 23, 2004 pp. 685-688, XP010720429.
Bonzo Bryce P
Crowell & Moring LLP
Hitachi , Ltd.
LandOfFree
Control microcomputer verification device and... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Control microcomputer verification device and..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Control microcomputer verification device and... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4153135