Electrical computers and digital processing systems: memory – Storage accessing and control – Memory configuring
Reexamination Certificate
2007-07-24
2007-07-24
Bataille, Pierre-Michel (Department: 2186)
Electrical computers and digital processing systems: memory
Storage accessing and control
Memory configuring
C711S154000, C710S056000, C710S057000
Reexamination Certificate
active
10386779
ABSTRACT:
An upper-level host has a control unit and a host controller for controlling the operation of a device. The host controller includes a buffer memory that reads data from the device into the buffer memory. The control unit reads data from the buffer memory and handles interruptions from the device. Moreover, the host controller reads data for every unit amount from the device with a part of the data of predetermined capacity left in the device, and reads data corresponding to a part of the data of predetermined capacity from the device into the buffer memory if the buffer memory is empty as the data in the buffer memory is transferred to the control unit.
REFERENCES:
patent: 5623607 (1997-04-01), Kodama et al.
patent: 6567953 (2003-05-01), Pomerantz
patent: 6633933 (2003-10-01), Smith et al.
patent: 2002/0169904 (2002-11-01), Kamihara et al.
patent: 07-013898 (1995-01-01), None
patent: 11-345091 (1999-12-01), None
Bataille Pierre-Michel
Hayes & Soloway P.C.
NEC Electronics Corporation
LandOfFree
Control method for data transfer control unit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Control method for data transfer control unit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Control method for data transfer control unit will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3728632