Electrical computers and digital data processing systems: input/ – Input/output data processing – Input/output addressing
Reexamination Certificate
2008-06-10
2008-06-10
Chen, Alan S. (Department: 2182)
Electrical computers and digital data processing systems: input/
Input/output data processing
Input/output addressing
C710S005000, C710S008000, C710S038000, C710S110000, C713S501000
Reexamination Certificate
active
07386634
ABSTRACT:
In a bus, which is provided with a switch having a plurality of master ports and a plurality of slave ports and can connect each of the plurality of master ports to an arbitrary port of the plurality of slave ports, an address phase that issues an address and a command and a data phase that issues write data are separated, and an address phase of next transaction can be issued before the data phase is completed. This improves performance of a system, in which a plurality of master modules and slave modules are connected through the bus.
REFERENCES:
patent: 4979100 (1990-12-01), Makris et al.
patent: 5305355 (1994-04-01), Go et al.
patent: 5713011 (1998-01-01), Satoh et al.
patent: 6091863 (2000-07-01), Nakashima et al.
patent: 6243770 (2001-06-01), Houg
patent: 6247101 (2001-06-01), Settles
patent: 6608625 (2003-08-01), Chin et al.
patent: 2003/0115392 (2003-06-01), Fujiwara et al.
patent: 752667 (1997-01-01), None
Fujiwara Takafumi
Murayama Kohei
Canon Kabushiki Kaisha
Chen Alan S.
Fitzpatrick ,Cella, Harper & Scinto
LandOfFree
Control method for bus provided with internal switch does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Control method for bus provided with internal switch, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Control method for bus provided with internal switch will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2799624