Control chip supporting plurality of buses and control chip...

Details Control chip supporting plurality of buses and control chip... Control chip supporting plurality of buses and control chip...

2006-04-18

2006-04-18

Perveen, Rehana (Department: 2111)

Electrical computers and digital data processing systems: input/

Intrasystem connection

Bus interface architecture

Reexamination Certificate

active

07032060

ABSTRACT:
A control chip supporting a plurality of buses and control chip set thereof is provided. A control chip supporting a plurality of buses chooses a type of bus for complying with another control chip based on the bus type thereby, wherein a device and a driving circuit are included. The device generates required controlling timings based on selection pins. The driving circuit enables required transmitting direction of pins based on selection pins per se.

REFERENCES:
patent: 5781746 (1998-07-01), Fleck
patent: 6148357 (2000-11-01), Gulick et al.
patent: 6658520 (2003-12-01), Bennett
patent: 6775282 (2004-08-01), Vakkalagadda et al.
patent: 6886066 (2005-04-01), Ishii
Techrepublic, What to expect from the new bus standards, Sep. 24, 2002.
Extremetech, Inside PCI Express, NIck Stam, Sep. 9, 2002.
API Networks, The Hyper Transport Technology (HT) l/O Bus Architecture, white paper, Jun. 15, 2001.

Affiliated with

Also associated with

Rating

Control chip supporting plurality of buses and control chip... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Control chip supporting plurality of buses and control chip..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Control chip supporting plurality of buses and control chip... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3621472