Control apparatus for a memory architecture using dedicated and

Electrical computers and digital processing systems: memory – Storage accessing and control – Shared memory area

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

364DIG1, G06F 1200

Patent

active

057617279

ABSTRACT:
Disclosed is a memory control device with partitioned memory control for use on a computer system configured based on a shared main memory architecture. The memory control device comprises a main memory controller connected with two sets of access control buses used respectively for partitioned control of the main memory. The main memory is partitioned into a main system dedicated memory segment and a shared resource memory segment respectively for use by the CPU and the peripheral system. A shared data path circuit is used to control data flow on the buses. When the CPU and the peripheral system both want to gain access to the main memory at the same time, the two sets of buses work independently to respectively connect the CPU to the main system dedicated memory segment and the peripheral system to the shared resource memory segment in the main memory for simultaneous, partitioned access to the main memory.

REFERENCES:
patent: 4545068 (1985-10-01), Tabata et al.
patent: 4831523 (1989-05-01), Lewis et al.
patent: 4882683 (1989-11-01), Rupp et al.
patent: 5043874 (1991-08-01), Gagliardo et al.
patent: 5107416 (1992-04-01), Jippo et al.
patent: 5524265 (1996-06-01), Balmer et al.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Control apparatus for a memory architecture using dedicated and does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Control apparatus for a memory architecture using dedicated and , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Control apparatus for a memory architecture using dedicated and will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-1474875

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.