Electronic digital logic circuitry – Interface – Logic level shifting
Patent
1993-05-07
1995-06-13
Westin, Edward P.
Electronic digital logic circuitry
Interface
Logic level shifting
326 3, 327367, H03K 19195
Patent
active
054246563
ABSTRACT:
Apparatus for converting superconductor low level signals to semiconductor signal levels utilizing a continuous superconductor to semiconductor converter circuit biased for maximum gain and without the need for a clocked reset signal. Employing a unique biasing arrangement utilizing two capacitors and one transistor, this circuit has long term bias voltage retention and good power supply noise rejection ratio.
REFERENCES:
patent: 4633439 (1986-12-01), Harada et al.
patent: 4780750 (1988-10-01), Nolan et al.
patent: 4785426 (1988-11-01), Harada
patent: 4845539 (1989-07-01), Inoue
patent: 4888629 (1989-12-01), Harada et al.
patent: 4891682 (1990-01-01), Yusa et al.
patent: 4980580 (1990-12-01), Ghoshal
patent: 5024993 (1991-06-01), Kroger et al.
patent: 5231313 (1993-07-01), Itoh
patent: 5253199 (1993-10-01), Gibson
Chen, John Y.; CMOS Devices and Technology For VLSI; .COPYRGT. 1990 by Prentice-Hall, Inc.; pp. 101-102.
W. Carr et al., MOS/LSI Design And Application, p. 74, McGraw-Hill, 1972.
M. Aoki et al., "Performance and Hot-Carrier Effects of Small CYRO-CMOS Devices", IEEE Transactions on Electrons Devices, vol. 34, pp. 8-18, Jan. 1987.
J. Sun et al., "Submicronmeter-Channel CMOS for Low-Temperature Operation", IEEE Transactions on Electron Devices, vol. 34, pp. 19-27, Jan. 1987.
S. Broadbent, "Operation of CMOS Devices at 10 Kelvin", Proceedings of the Symposium on Low Temperature Electronics, vol. 88-9, The Elctrochemical Society, pp. 170-176, Oct. 1987.
O. Kindl et al., "CRYO CMOS Technology", Proceedings of the Symposium on Low Temperature Electronics, vol. 88-9, The Electrochemical Society, pp. 518-523, Oct. 1987.
H. Suzuki et al., "A Josephson Driver to Interface Josephson Juntions to Semiconductor Transistors", 1988 IEEE Int. Electron Dev. Meeting Technical Digest, pp. 290-293.
E. Simoen et al., "Freeze-out Effects on NMOS Transisotr Characcteristics at 4.2K", IEEE Transactions on Electron Devices, vol. 36, pp. 155-1161, Jun. 1989.
W. Henkles et al., "A 12-ns Low-Temperature DRAM", IEEE Transactions on Electron Devices, vol. 36, pp. 1414-1422, Aug. 1989.
S. Iyer et al., "Heterojunction Bipolar Transistors Using Si-Ge Alloys", IEEE Transactions on Electron Devices, vol. 36, pp. 2043-2064, Oct. 1989.
T. Elewa et al., "Performance and Physical Mechanisms in SIMOX MOS Transistors Operated at Very Low Temperature", IEEE Transactions on Electron Devices, vol. 37, pp. 1007-1019, Apr. 1990.
1991 ISSCC Digest of Technical Papers, pp. 30-31, Feb. 1991.
L. Deferm et al., "The Importance of the Internal Bulk-Source Potential on the Low Temperature Kink in NMOST's", IEEE Transactions on Electron Devices, vol. 38, pp. 1459-1466, Jun. 1991.
J. Wang et al., "Threshold Voltage Instability at Low Termperatures in Partially Depleted Thin-Film SOI MOSFET's", IEEE Electron Device Letters, vol. 12, pp. 300-302, Jun. 1991.
D. H. Seib, "Cryogenic Electronics For Infrared Focal Plane Arrays", Proceedings of the Sumposium on Low Temperature Electronics, vol. 88-9, The Electrochemical Society, pp. 499-517, Oct. 1987.
Extended Abstracts of the Symposium on Low Temperature Device Operation, vol. 91-1, The Electrochemical Society, pp. 382-430, May 1991.
T. Chappell, S. Schuster, B. Chappell, J. Allan, J. Sun, S. Klepner, R. Franch, P. Greier and P. Restle, "A 3.5 ns/77 K and 6.2-ns/300 K 64K CMOS RAM with ECL Interfaces," IEEE Solid-State Circuits, vol. 24, pp. 859-867, Aug. 1989.
T. D. Clark, R. J. Prance, and A. D. C. Grassie, "Feasibililty of hybrid Josephson field effect transistors," J. Appl. Phys., vol. 51, pp. 2736-2745, 1980.
U. Ghoshal, "CMOS Inter-Chip Interconnection Circuit Using High-Tc Superconducting Tunnel Junctions and Interconnections," IEEE Electron Device Letters, vol. 10, pp. 373-376, Aug. 1989.
U. Ghoshal, T. Van Duzer and H. Kroger, "SPICE Models and Applications of Superconducting FETs and Higher-Voltage Josephson Gates," IEDM Technical Digest, pp. 349-352 (1991).
U. Ghoshal, H. Kroger and T. Van Duzer, "Superconductive Interconnection Circuits for Cryogenic Semiconductor Systems," Proceedings of the Symposium on Low Temperature Device Operation, vol. 91-1, Electrochemical Society, 1991, pp. 427-428.
U. Ghoshal, T. Van Duzer, D. Gibson and H. Kroger, "Josephson-CMOS Interface Circuits," IEEE 1992 Custom Integrated Circuits Conference, pp. 23.2.1-23.2.4, May 6, 1992.
A. W. Kleinsasser and T. N. Jackson, "Prospects for Proximity Effect Superconducting FETs," IEEE Transactions on Magnets, vol. 25, No. 2, pp. 1274-1277 (1989).
A. W. Kleinsasser and T. N. Jackson, Superconductivity and field effect transistors, in Proc. 18th Int. Conf. on Low Termperature Physics (Kyoto); Jpn. J. Appl. Phys., vol. 26, pp. 1545-1546, 1987.
H. Kroger and U. Ghoshal, Can Superconductive Digital Systems Compete with Semiconductor Systems?, IEEE Trans. on Appl. Superconductivity, vol. 3, No. 1, pp. 2307-2314, Mar. 1993.
H. Kroger, et al., Superconductor-Semiconductor Hybrid Devices, Circuits and Systems, proceedings of the IEEE, vol. 77, No. 8, Aug. 1989.
H. Kroger, Josephson Devices Coupled by Semiconductor Links, IEEE Trans. Electron Devices, vol. ED-27, pp. 2016-2126 (1980).
I. Kurosawa, H. Nakagawa, S. Kosaka, M. Aoyagi, S. Takada, A 1-kbit Josephson RAM Access Memory Using Variable Threshold Cells, IEEE J. Solid-State Circuits, vol. 24, pp. 1034-1039, Aug. 1989.
J. Martens, V. Hietala, T. Zipperian, G. Vawter, D. Ginley, C. Tigges and T. Plut, "Fabrication of TICaBaCuO Step-Edge Josephson Junctions with Hysteretic Behavior," preprint submitted to Applied Physics Letters, Feb. 15, 1992.
T. Nichino and U. Kawabe, Realization of semiconductor-coupled superconducting transistor, in Proc. 2nd Int. Symp. Foundations of Quantum Mechanics (Tokyo), pp. 231-240, 1986.
A. H. Silver, A. B. Chase, M. McCall, and M. F. Millea, Superconductor-semiconductor device research, in Future Trends in Superconductive Electronics, B. S. Dever, C. M. Falco, J. H. Harris, and S. A. Wolf, Eds. New York, N.Y.: Am. Inst. of Physics, 1978, pp. 368-379.
H. Suzuki, T. Imamura and S. Hasuo, Josephson Semiconductor Interface Circuit, Cryogenics, vol. 30, pp. 1005-1008, 1990.
T. van Duzer, Superconductor-Semiconductor Hybrid Devices, Circuits and Systems, Cryogenics, vol. 28; pp. 527-531 (1988).
G. F. Virshup, M. Klausmeier-Brown, I. Bozovic and J. Eckstein, "Hysteretic High-Tc Josephson Junctions Using Heterostructure Tri-Layer Films Grown by MBE," preprint from Varian Research Center.
U. Ghoshal, H. Kroger and T. Van Duzer, "Superconductor-Semiconductor Memories," IEEE Transactions on Applied Superconductivity, vol. 3, No. 1, Mar. 1993, pp. 2315-2318.
W. Henkels, D. Wen, R. Mohler, R. Franch, T. Bucelot, C. Long, J. Bracchita, W. Cote, G. Bronner and R. Dennard, "A 4-Mb Low-Temperature DRAM," IEEE Journal of Solid-State Circuits, vol. 26, No. 11, Nov. 1991, p. 1519-1529.
J. Sun et al., "Submicrometer-Channel CMOS for Low-Temperature Operation," IEEE Transactions on Electron Devices, vol. 34, pp. 19-27, Jan. 1987.
Kroger, H., et al., "Applications of Superconductivity to Packaging," IEEE Circuits and Devices Magazines, May 1989, pp. 16-21, 41.
S. Nagasawa, et al., "Subnanosecond Josephson High Speed Memory," Microelectronics Research Laboratories, NEC Corporaton, pp. 401-406, publication and date unknown.
C. Hilbert, D. Gibson and D. Herrell, "A comparison of lossy and superconducting interconnect for computers," submitted for pubication in the IEEE Trans. Electron Devices; vol. 36, No. 9, Sep. 1989.
Kwon, et al., "Superconductors as Very High-Speed System-Level Interconnects," IEEE Electron Device Letters, vol. EDL-8, No. 12, Dec. 1987, pp. 582-585.
Ghoshal Uttam S.
Gibson David A.
Caywood Michael
Driscoll Benjamin D.
Microelectronics and Computer Technology Corporation
Ritter Michael J.
Sigmond David M.
LandOfFree
Continuous superconductor to semiconductor converter circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Continuous superconductor to semiconductor converter circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Continuous superconductor to semiconductor converter circuit will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1312199