Error detection/correction and fault detection/recovery – Data processing system error or fault handling – Reliability and availability
Patent
1997-09-10
1999-08-31
Beausoliel, Jr., Robert W.
Error detection/correction and fault detection/recovery
Data processing system error or fault handling
Reliability and availability
714 37, 714 42, 714 20, 714 55, G06F 1100
Patent
active
059448407
ABSTRACT:
Apparatus and a method for monitoring the time for a computer to process a process associated with an interrupt asserted on a system bus. When the interrupt is asserted, a time stamp value and data associated with the interrupt are stored in one of a plurality of registers. The data associated with the interrupt include an identification of the type of interrupt, the bus, and a device asserting the interrupt. Whenever a time stamp value and associated data are stored in a register, a flag is set ON to indicate information is stored therein. The time stamp value and associated data are stored in an overflow register if every other register is in use. A latency value for the interrupt is determined from the difference between the time stamp value stored in a register and the time when processing of the interrupt process is complete. Interrupts that are asserted by various devices on a plurality of different buses can be monitored, and the latency values and associated data for each interrupt can be determined and stored. A report showing the latency times for the different interrupts can be produced. In addition, an alarm can be produced if the latency time for any interrupt exceeds a predetermined maximum value.
REFERENCES:
patent: 4956807 (1990-09-01), Hosaka et al.
patent: 5235593 (1993-08-01), Grow et al.
patent: 5301312 (1994-04-01), Christopher, Jr. et al.
patent: 5398332 (1995-03-01), Komoda et al.
patent: 5426741 (1995-06-01), Butts, Jr. et al.
patent: 5437039 (1995-07-01), Yuen
patent: 5440722 (1995-08-01), VanderSpek et al.
patent: 5452446 (1995-09-01), Johnson
patent: 5465258 (1995-11-01), Adams
patent: 5522040 (1996-05-01), Hofsass et al.
patent: 5530891 (1996-06-01), Gephardt
patent: 5533037 (1996-07-01), Shah et al.
patent: 5535380 (1996-07-01), Bergkvist, Jr. et al.
patent: 5555420 (1996-09-01), Sarangdhar et al.
patent: 5555430 (1996-09-01), Gephardt et al.
patent: 5564060 (1996-10-01), Mahalingaiah et al.
patent: 5568649 (1996-10-01), MacDonald et al.
patent: 5592674 (1997-01-01), Gluska et al.
patent: 5613126 (1997-03-01), Schmidt
patent: 5651113 (1997-07-01), Lin et al.
patent: 5708817 (1998-01-01), Ng et al.
patent: 5734876 (1998-03-01), Kowert
patent: 5768627 (1998-06-01), Jones et al.
patent: 5790840 (1998-08-01), Bulka et al.
patent: 5845097 (1998-12-01), Kang et al.
patent: 5848265 (1998-12-01), Maas et al.
patent: 5864663 (1999-01-01), Stolan
Rolf Oestergaard, "Watchdogs for Interrupt Monitoring", Dr. Dobb's Journal, pp. 60-68, Jun. 1997.
Oestergaard, Rolf V., Watchdogs For Interrupt Monitoring, Dr. Dobb's Journal, Jun. 1997, 5 pp.
Anderson Ronald M.
Beausoliel, Jr. Robert W.
Bluewater Systems, Inc.
Nguyen Andy
LandOfFree
Continuous monitor for interrupt latency in real time systems does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Continuous monitor for interrupt latency in real time systems, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Continuous monitor for interrupt latency in real time systems will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2425447