Continuous digital background calibration in pipelined ADC...

Details Continuous digital background calibration in pipelined ADC... Continuous digital background calibration in pipelined ADC...

2006-04-25

2006-04-25

Barlow, John (Department: 2863)

Data processing: measuring, calibrating, or testing

Testing system

Signal generation or waveform shaping

C341S118000, C341S120000, C341S131000, C341S161000, C702S089000, C702S125000, C702S127000

Reexamination Certificate

active

07035756

ABSTRACT:
Disclosed are new methods and systems for achieving calibration in a pipelined ADC system. The methods and systems may be used to provide continuous digital background calibration in a pipelined ADC. Component mismatch error from each DAC in the pipeline is tabulated to provide an integral nonlinearity profile, which is subtracted from the ADC transfer characteristic.

REFERENCES:
patent: 6473012 (2002-10-01), Hellberg et al.
patent: 6556158 (2003-04-01), Steensgaard-Madsen
patent: 6784814 (2004-08-01), Nair et al.
patent: 6822601 (2004-11-01), Liu et al.

Affiliated with

Also associated with

Rating

Continuous digital background calibration in pipelined ADC... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Continuous digital background calibration in pipelined ADC..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Continuous digital background calibration in pipelined ADC... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3524594