Electrical computers and digital processing systems: memory – Address formation – Generating prefetch – look-ahead – jump – or predictive address
Reexamination Certificate
1996-07-03
2002-06-04
Chan, Eddie P. (Department: 2187)
Electrical computers and digital processing systems: memory
Address formation
Generating prefetch, look-ahead, jump, or predictive address
C711S218000
Reexamination Certificate
active
06401186
ABSTRACT:
TECHNICAL FIELD OF THE INVENTION
The present invention relates generally to memory devices and in particular the present invention relates to burst access memory devices.
BACKGROUND OF THE INVENTION
There is a demand for faster, higher density, random access memory integrated circuits which provide a strategy for integration into today's personal computer systems. In an effort to meet this demand, numerous alternatives to the standard DRAM architecture have been proposed. One method of providing a longer period of time when data is valid at the outputs of a DRAM without increasing the fast page mode cycle time is called Extended Data Out (EDO) mode. In an EDO DRAM the data lines are not tri-stated between read cycles. Instead, data is held valid after CAS* goes high until sometime after the next CAS* low pulse occurs, or until RAS* or the output enable (OE*) goes high. Determining when valid data will arrive at the outputs of a fast page mode or EDO DRAM can be a complex function of when the column address inputs are valid, when CAS* falls, the state of OE* and when CAS* rose in the previous cycle. The period during which data is valid with respect to the control line signals (especially CAS*) is determined by the specific implementation of the EDO mode, as adopted by the various DRAM manufacturers.
Yet another type of memory device is a burst EDO memory which adds the ability to address one column of a memory array and then automatically address additional columns in a pre-determined manner without providing the additional column addresses on external address lines. These memory devices use a column access input to access the memory array columns.
A latency is experienced during a read operation. That is, output data is not immediately available following an externally applied column address. The latency is required to prepare, access and sense data stored at the new address.
Regardless of the type of memory, a processor receiving data from a memory ay delay a new memory read operation until a prior read is complete. This delay results in a delay of new valid data. For the reasons stated above, and for other reasons stated below which will become apparent to those skilled in the art upon reading and understanding the present specification, there is a need in the art for a memory system which anticipates the address of a new memory read operation to reduce or eliminate delays in valid data.
SUMMARY OF THE INVENTION
The above mentioned problems with accessing data stored in a memory device and other problems are addressed by the present invention and which will be understood by reading and studying the following specification. A system is described which anticipates the memory address to be used in future data read operations as requested by a microprocessor.
In particular, the present invention describes a system comprising a synchronous memory device having addressable memory cells, a microprocessor coupled to the synchronous memory device for data communication with the addressable memory cells, the microprocessor further initiating a data read operation at a first memory cell address. A memory controller is connected to the microprocessor and the synchronous memory device. The memory controller produces a second memory cell address and initiates a read operation in anticipation of a second data read operation at a new memory cell address provided from the microprocessor.
Alternatively, a system is described which comprises a microprocessor, a burst access memory having addressable memory cells for providing data in response to a read request from the microprocessor, the read request including a start memory cell address, and address generation circuitry included in the burst access memory for generating a memory cell address and initiating a read operation in anticipation of a read request from the microprocessor.
In still another embodiment, a method of continuously outputting data from a synchronous memory device is described. The method comprises the steps of providing a read request from a microprocessor, the read request including a memory cell start address for the synchronous memory device. The method further including the steps of initiating a read operation using a memory controller in response to the read request, and outputting data from the synchronous memory device in response to the memory controller. A new memory address is generated in anticipation of a second read request from the microprocessor, the second read request including a second memory cell start address. Finally, a second read operation is initiated and data is output from the synchronous memory device starting at the new memory address.
REFERENCES:
patent: 4344156 (1982-08-01), Eaton et al.
patent: 4484308 (1984-11-01), Lewandowski et al.
patent: 4519028 (1985-05-01), Olsen et al.
patent: 4562555 (1985-12-01), Ouchi et al.
patent: 4567579 (1986-01-01), Patel et al.
patent: 4575825 (1986-03-01), Ozaki et al.
patent: 4603403 (1986-07-01), Toda
patent: 4618947 (1986-10-01), Tran et al.
patent: 4649522 (1987-03-01), Kirsch
patent: 4685089 (1987-08-01), Patel et al.
patent: 4707811 (1987-11-01), Takemae et al.
patent: 4788667 (1988-11-01), Nakano
patent: 4851990 (1989-07-01), Johnson et al.
patent: 4870622 (1989-09-01), Aria et al.
patent: 4875192 (1989-10-01), Matsumoto
patent: 4926314 (1990-05-01), Dhuey
patent: 4985641 (1991-01-01), Nagayama et al.
patent: 5058066 (1991-10-01), Yu
patent: 5126975 (1992-06-01), Handy et al.
patent: 5146582 (1992-09-01), Begun
patent: 5237689 (1993-08-01), Behnke
patent: 5253357 (1993-10-01), Allen et al.
patent: 5267200 (1993-11-01), Tobita
patent: 5268865 (1993-12-01), Takasugi
patent: 5280594 (1994-01-01), Young et al.
patent: 5301278 (1994-04-01), Bowater et al.
patent: 5305284 (1994-04-01), Iwase
patent: 5309398 (1994-05-01), Nagase et al.
patent: 5319759 (1994-06-01), Chan
patent: 5323352 (1994-06-01), Miyata et al.
patent: 5325330 (1994-06-01), Morgan
patent: 5325502 (1994-06-01), McLaury
patent: 5331471 (1994-07-01), Matsumoto et al.
patent: 5333305 (1994-07-01), Neufeld
patent: 5349566 (1994-09-01), Merritt et al.
patent: 5357469 (1994-10-01), Sommer et al.
patent: 5373227 (1994-12-01), Keeth
patent: 5379261 (1995-01-01), Jones, Jr.
patent: 5392239 (1995-02-01), Margulis et al.
patent: 5394535 (1995-02-01), Ohuchi
patent: 5410670 (1995-04-01), Hansen et al.
patent: 5426606 (1995-06-01), Takai
patent: 5452261 (1995-09-01), Chung et al.
patent: 5454107 (1995-09-01), Lehman et al.
patent: 5457659 (1995-10-01), Schaefer
patent: 5483498 (1996-01-01), Hotta
patent: 5485428 (1996-01-01), Lin
patent: 5487043 (1996-01-01), Furutani et al.
patent: 5499355 (1996-03-01), Krishnamohan et al.
patent: 5513148 (1996-04-01), Zager
patent: 5522064 (1996-05-01), Aldereguia et al.
patent: 5526320 (1996-06-01), Zagar et al.
patent: 5568445 (1996-10-01), Park et al.
patent: 5587964 (1996-12-01), Rosich et al.
patent: 5592435 (1997-01-01), Mills et al.
patent: 5640507 (1997-06-01), Lipe
patent: 5651130 (1997-07-01), Hinkle et al.
patent: 5654932 (1997-08-01), Rao
patent: 5661695 (1997-08-01), Zagar et al.
patent: 5666321 (1997-09-01), Schaefer
patent: 5668773 (1997-09-01), Zagar et al.
patent: 5610864 (1997-10-01), Manning
patent: 5675549 (1997-10-01), Ong et al.
patent: 5682354 (1997-10-01), Manning
patent: 5696732 (1997-12-01), Zagar et al.
patent: 5717654 (1998-02-01), Manning
patent: 5721859 (1998-02-01), Manning
patent: 5729503 (1998-03-01), Manning
patent: 5729504 (1998-03-01), Cowles
patent: 5729709 (1998-03-01), Harness
patent: 5751656 (1998-05-01), Schaefer
patent: 5757703 (1998-05-01), Merritt et al.
patent: 5784331 (1998-07-01), Lysinger
patent: 5802010 (1998-09-01), Zagar et al.
patent: 5825691 (1998-10-01), McClure
patent: 5848018 (1998-12-01), McClure
patent: 5854911 (1998-12-01), Watkins
patent: 5946265 (1999-08-01), Cowles
patent: 5963504 (1999-10-01), Manning
patent: 6006339 (1999-12-01), McClure
patent: 6061296 (2000-05-01), Ternullo, Jr. et al.
patent: 6130843 (2000-10-01), Lee
patent: 6172935 (2001-01-01), Wright et al.
patent: 195 07 562 (1995-09-01),
Chan Eddie P.
Micro)n Technology, Inc.
Portka Gary J.
Schwegman Lundberg Woessner & Kluth P.A.
LandOfFree
Continuous burst memory which anticipates a next requested... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Continuous burst memory which anticipates a next requested..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Continuous burst memory which anticipates a next requested... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2950336