Electrical computers and digital processing systems: processing – Processing control
Reexamination Certificate
2005-10-06
2010-11-16
Chan, Eddie P (Department: 2183)
Electrical computers and digital processing systems: processing
Processing control
C712S207000, C712S228000, C712S229000
Reexamination Certificate
active
07836281
ABSTRACT:
A system that facilitates improving performance of a processor during scout mode. During a normal-execution mode, the system executes instructions for using main thread. Upon encountering a stall condition during execution of the main thread, the system generates a checkpoint. The system then enters a scout mode, wherein instructions are speculatively executed by a speculative thread to prefetch future memory references, but results are not committed to the architectural state of the processor. Upon encountering a memory reference during scout mode, the system issues a prefetch for the memory reference. If the stall condition that caused the processor to enter scout mode is resolved, the system uses the checkpoint to resume execution of the main thread from the instruction that caused the stall condition, and simultaneously continues executing instructions in scout mode using the speculative thread from the point where the speculative thread left off.
REFERENCES:
patent: 5920710 (1999-07-01), Tan et al.
patent: 5933627 (1999-08-01), Parady
patent: 6880073 (2005-04-01), Arimilli et al.
patent: 7444544 (2008-10-01), Bose et al.
patent: 2001/0042187 (2001-11-01), Tremblay
patent: 2002/0144083 (2002-10-01), Wang et al.
patent: 2006/0136915 (2006-06-01), Aingaran et al.
Balasubramonian et al., Dynamically Allocating Processor Resources between Nearby and Distant ILP, May 2001, pp. 1-6.
Lebeck et al., A Large, Fast Instruction Window for Tolerating Cache Misses, May 2002, pp. 59-69.
Srinivasan et al., A Minimal Dual-Core Speculative Multi-Threading Architecture, Oct. 2004, pp. 1-2.
Sohi et al., Speculative Multithreaded Processors, Apr. 2001, pp. 71-72.
Mutlu et al., Runahead Execution: An Alternative to Very Large Instruction Windows for Out-of-order Processors, Feb. 2003, p. 1.
Hirata et al., An Elementary Processor Architecture with Simultaneous Instruction Issuing from Multiple Threads, Apr. 1992, pp. 136-145.
Chaudhry Shailender
Tremblay Marc
Chan Eddie P
Giroux George D
Oracle America Inc.
Park, Vaughan, Fleming & Powler LLP
LandOfFree
Continuing execution in scout mode while a main thread... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Continuing execution in scout mode while a main thread..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Continuing execution in scout mode while a main thread... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4246618