Contextual memory interface for network processor

Details Contextual memory interface for network processor Contextual memory interface for network processor

2008-07-08

2008-07-08

Nguyen, Than (Department: 2187)

Electrical computers and digital processing systems: memory

Storage accessing and control

Hierarchical memories

C711S122000

Reexamination Certificate

active

11181117

ABSTRACT:
A memory subsystem includes multiple different caches configured for different types of data transfer operations between one or more processing units and a main memory. The different caches can include a first general cache configured for general random memory accesses, a software controlled cache used for controlling cache operations for different processing devices accessing the same data, and a streaming cache configured for large packet data memory accesses. An arbiter may be used for arbitrating requests by the multiple different caches for accessing the main memory.

REFERENCES:
patent: 5193192 (1993-03-01), Seberger
patent: 5487147 (1996-01-01), Brisson
patent: 5781729 (1998-07-01), Baker et al.
patent: 5793954 (1998-08-01), Baker et al.
patent: 5805808 (1998-09-01), Hasani et al.
patent: 5916305 (1999-06-01), Sikdar
patent: 5991539 (1999-11-01), Williams
patent: 6000041 (1999-12-01), Baker et al.
patent: 6034963 (2000-03-01), Minami et al.
patent: 6085029 (2000-07-01), Kolawa et al.
patent: 6122757 (2000-09-01), Kelley
patent: 6145073 (2000-11-01), Cismas
patent: 6266700 (2001-07-01), Baker et al.
patent: 6269427 (2001-07-01), Kuttanna et al.
patent: 6330659 (2001-12-01), Poff et al.
patent: 6356950 (2002-03-01), Tillmann et al.
patent: 6493761 (2002-12-01), Baker et al.
patent: 6985964 (2006-01-01), Petersen et al.
patent: 2001/0056504 (2001-12-01), Kuznetsov
patent: 2002/0078115 (2002-06-01), Poff et al.
patent: 2003/0014588 (2003-01-01), Hu et al.
patent: 2003/0060927 (2003-03-01), Gerbi et al.
patent: 2003/0165160 (2003-09-01), Minami et al.
patent: 2004/0062267 (2004-04-01), Minami et al.
patent: 2004/0081202 (2004-04-01), Minami et al.
patent: 2005/0010723 (2005-01-01), Cho et al.
patent: 2005/0021825 (2005-01-01), Kishore
patent: 2005/0165966 (2005-07-01), Gai et al.
Can Programming be Liberated from the von Neumann Style? A Functional Style and Its Algebra of Programs(John Bakus,Communications of the ACM, Aug. 1978, vol. 21, No. 8, pp. 613-641).
Compliers Principles, Techniques and Tools(Alfred V. Aho, Ravi Sethi, Jeffrey D. Ullman, Mar. 1998, pp. 186-192, 216-257).

Affiliated with

Also associated with

Rating

Contextual memory interface for network processor does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Contextual memory interface for network processor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Contextual memory interface for network processor will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3936208