Electrical computers and digital processing systems: memory – Storage accessing and control – Hierarchical memories
Reexamination Certificate
2005-07-25
2009-10-20
Thai, Tuan V. (Department: 2185)
Electrical computers and digital processing systems: memory
Storage accessing and control
Hierarchical memories
C711S100000, C711S118000, C711S129000, C711S154000
Reexamination Certificate
active
07606977
ABSTRACT:
A multi-threaded processor adapted to couple to external memory comprises a controller and data storage operated by the controller. The data storage comprises a first portion and a second portion, and wherein only one of the first or second portions is active at a time, the non-active portion being unusable. When the active portion does not have sufficient capacity for additional data to be stored therein, the other portion becomes the active portion. Upon a thread switch from a first thread to a second thread, only one of the first or second portions is cleaned to the external memory if one of the first or second portions does not contain valid data.
REFERENCES:
patent: 6604168 (2003-08-01), Ogawa
patent: 6772310 (2004-08-01), Thompson et al.
patent: 6915307 (2005-07-01), Mattis et al.
patent: 6988167 (2006-01-01), Allen et al.
patent: 7032158 (2006-04-01), Alvarez et al.
patent: 7065613 (2006-06-01), Flake et al.
patent: 7200721 (2007-04-01), Lang et al.
Cabillic Gilbert
Lesot Jean-Philippe
Brady III Wade James
Neerings Ronald O.
Telecky , Jr. Frederick J.
Texas Instruments Incorporated
Thai Tuan V.
LandOfFree
Context save and restore with a stack-based memory structure does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Context save and restore with a stack-based memory structure, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Context save and restore with a stack-based memory structure will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4116925