Content addressable memory having reduced power consumption

Details Content addressable memory having reduced power consumption Content addressable memory having reduced power consumption

2007-05-08

2007-05-08

Decady, Albert (Department: 2133)

Error detection/correction and fault detection/recovery

Pulse or data error handling

Digital data error correction

C714S763000, C714S768000

Reexamination Certificate

active

10145018

ABSTRACT:
A content addressable memory (CAM). A data portion of the CAM array includes word data storage. Each word line includes CAM cells (dynamic or static) in the data portion and a common word match line. An error correction (e.g., parity) portion of the CAM array contains error correction cells for each word line. Error correction cells at each word line are connected to an error correction match line. A match on an error correction match line enables precharging a corresponding data match line. Only data on word lines with a corresponding match on an error correction match line are included in a data compare. Precharge power is required only for a fraction (inversely exponentially proportional to the bit length of error correction employed) of the full array.

REFERENCES:
patent: 4755974 (1988-07-01), Yamada et al.
patent: 5043943 (1991-08-01), Crisp et al.
patent: 5053991 (1991-10-01), Burrows
patent: 5111427 (1992-05-01), Kobayashi et al.
patent: 5130945 (1992-07-01), Hamamoto et al.
patent: 5233610 (1993-08-01), Nakayama et al.
patent: 5245617 (1993-09-01), DeSouza et al.
patent: 5258946 (1993-11-01), Graf
patent: 5311462 (1994-05-01), Wells
patent: 5491703 (1996-02-01), Barnaby et al.
patent: 5796758 (1998-08-01), Levitan
Yamagata, T., Mihara, M., Hamamoto, T., Murai, Y., Kobayashi, T., Yamada, M. and Ozaki, H., “A 288-kb Fully Parallel Content Addressable Memory Using a Stacked-Capacitor Cell Structure”IEEE Journal of Solid State Circuits, vol. 27, No. 12, (Dec. 1992), pp. 1927-1933.
Shafai, F., Schultz, K. J., Gibson, G.F.R., Bluschke, A. G., and Somppl, D. E., “Fully Parallel 30-MHz, 2.5-Mb CAM”IEEE Journal of Solid State Circuits, vol. 33, No. 11, (Nov. 1998), pp. 1690-1696.
Application Brief AB-N6, “What is a CAM (Content-Addressable Memory)?” MUSIC Semiconductors, (Sep. 1998) Rev. 2A.
Steven A. Guccione, Deion Levi and Daniel Downs. “A Reconfigurable Content Addressable Memory” In Jose Rodim et al. editors,Parallel and Distributed Processing, pp. 882-889. Springer-Verlag, Berlin, May 2000. Proceedings of the 15th International Parallel and Distributed Processing Workshops, IPDPS 2000.

Affiliated with

Also associated with

Rating

Content addressable memory having reduced power consumption does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Content addressable memory having reduced power consumption, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Content addressable memory having reduced power consumption will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3772637