Contactless nonvolatile memory array

Details Contactless nonvolatile memory array Contactless nonvolatile memory array

2006-08-09

2008-10-21

Tran, Long K (Department: 2818)

Active solid-state devices (e.g., transistors, solid-state diode

Field effect device

Having insulated electrode

C257S261000, C257S314000, C257S315000, C257SE21103, C257SE29170, C438S201000, C438S211000, C438S257000

Reexamination Certificate

active

07439567

ABSTRACT:
An array of memory cells with non-volatile memory transistors having a compact arrangement of diagonally symmetric floating gates. The floating gates have portions extending in both X and Y directions, allowing them to be charged through a common tunnel oxide stripe that runs under a portion of each, for example a portion running in the X-direction while the two Y-direction portions serve to establish a channel. Shared source/drain regions are established between and in proximity to the Y-direction portions to define two non-volatile memory transistors in each memory cell. Memory cells are replicated in the word line direction and then mirrored with respect to the word line to form the next row or column. This geometry is contactless because the word line and source/drain regions are all linear throughout the array so that electrical contact can be established outside of the array of cells. Each transistor can be addressed and thus programmed and erased or pairs of transistors in a line can be erased, i.e., sector erase.

REFERENCES:
patent: 4683554 (1987-07-01), Lockwood et al.
patent: 4748593 (1988-05-01), Topich et al.
patent: 4829351 (1989-05-01), Engles et al.
patent: 5313421 (1994-05-01), Guterman et al.
patent: 5526307 (1996-06-01), Yiu et al.
patent: 6624027 (2003-09-01), Daemen et al.
patent: 6649453 (2003-11-01), Chen et al.
patent: 6905926 (2005-06-01), Lojek
patent: 6998670 (2006-02-01), Lojek
patent: 7057235 (2006-06-01), Lojek
patent: 7061801 (2006-06-01), Wong
patent: 2004/0119112 (2004-06-01), Lojek
patent: 2004/0212003 (2004-10-01), Lojek
patent: 2006/0244042 (2006-11-01), Jeon et al.
K.M. Chang et al., “A modular flash EEPROM technology for 0.8 um high speed logic circuits,” Custom Integrated Circuits, 1991, Proceedings of the IEEE, 18.7/1-18.7/4.
“International Application Serial No. PCT/US2007/73668, International Search Report mailed May 2, 2008”, 8 pgs.
“International Application Serial No. PCT/US2007/73668, International Written Opinion mailed May 2, 2008”, 8 pgs.

Affiliated with

Also associated with

Rating

Contactless nonvolatile memory array does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Contactless nonvolatile memory array, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Contactless nonvolatile memory array will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4004760