Contact structure for a ferroelectric memory device

Details Contact structure for a ferroelectric memory device Contact structure for a ferroelectric memory device

2001-11-16

2003-10-14

Ho, Hoai (Department: 2818)

Active solid-state devices (e.g., transistors, solid-state diode

Field effect device

Having insulated electrode

C257S296000, C257S306000

Reexamination Certificate

active

06633060

ABSTRACT:

BACKGROUND OF THE INVENTION
1. Field of the Invention
This invention relates to a contact structure for a ferroelectric memory device.
Specifically, the invention relates to a contact structure for a ferroelectric memory device integrated in a semiconductor substrate and comprising an appropriate control circuitry and a matrix array of ferroelectric memory cells, wherein each cell includes a MOS device connected to a ferroelectric capacitor; said MOS device having first and second conduction terminals and being covered with an insulating layer; and said ferroelectric capacitor having a lower plate formed on said insulating layer above said first conduction terminals and connected electrically to said terminals, said lower plate being covered with a layer of a ferroelectric material and coupled capacitively to an upper plate.
The invention relates, particularly but not exclusively, to a ferroelectric memory device of the stacked type, and the description which follows will refer to this field of application for convenience of illustration only.
2. Description of the Related Art
As it is well known, ferroelectric devices, such as ferroelectric non-volatile memories, are occupying a place of growing importance in the field of integrated circuits, thanks to their low power consumption as well as to their high write/erase speed with respect to traditional non-volatile memories.
Of special interest is, in particular, the possibility of manufacturing ferroelectric devices in combination with MOS devices integrated in a semiconductor substrate.
Semiconductor-integrated ferroelectric electronic non-volatile memory devices comprise a plurality of ferroelectric non-volatile memory cells arrayed as a matrix of rows (word lines) and columns (bit lines).
Each ferroelectric non-volatile memory cell comprises a MOS transistor and a ferroelectric capacitor.
Known manufacturing processes of such memory cells include an insulating layer which covers the whole chip surface, after the integration of a MOS transistor in a semiconductor substrate has been completed.
The ferroelectric capacitor is then formed over said insulating layer. This capacitor has conventionally a lower metal plate lying on the insulating layer.
The lower plate is covered with a layer of a ferroelectric material, or ferroelectric layer, and an upper metal plate lies on such ferroelectric layer.
Ferroelectric cells can be divided into two major classes according to their arrangement: the “strapped” or planar arrangement and the “stacked” one.
According to the strapped arrangement, the capacitor is formed outside the active area of the MOS transistor, and is connected to the latter by a metal interconnection extending between a conduction electrode of the MOS transistor and a plate of the ferroelectric capacitor.
FIG. 1A
shows schematically a capacitor C
1
of the strapped type, i.e., formed outside an active area, specifically outside the gate active area G
1
of the MOS transistor. This capacitor C
1
has a lower plate formed of a first layer BE
1
deposited onto an insulating layer which completely covers the chip. A ferroelectric layer FE
1
is formed on the first layer BE
1
. A second layer TE
1
, overlying the ferroelectric layer FE
1
, forms an upper plate of the capacitor C
1
.
In the second arrangement, shown in
FIG. 1B
, the ferroelectric capacitor is formed at the active area of the MOS transistor and is connected to the latter by a buried contact or plug connecting a conduction electrode of the MOS transistor to the lower plate of the ferroelectric capacitor.
FIG. 1B
shows schematically a capacitor C
2
of the stacked type, i.e., formed at an active area, specifically at the gate active area G
2
of the transistor. As for the strapped capacitor C
1
, the stacked capacitor C
2
comprises a first layer or lower plate BE
2
, a ferroelectric layer FE
2
, and a second layer or upper plate TE
2
, which layers are formed above a buried plug connecting the gate active area G
2
to the lower plate BE
2
of the capacitor C
2
.
The stacked arrangement can better meet the requirements for integration with advanced CMOS technologies, although the size of the ferroelectric capacitor is critical to the optimization of the cell area.
An article “Advanced 0.5 &mgr;m FRAM Device Technology with Full Compatibility of Half-Micron CMOS Logic Device” to Yamazachi et al. provides a first known way for forming ferroelectric devices and their contacts.
In particular, the above article describes contacts or plugs, for electrical connection of ferroelectric devices to MOS structures, by means of contact regions of the MOS device, these contact regions being obtained by filling openings, provided in the insulating layer portion that overlies the control terminal, with a conductive material, such as tungsten (W-plug).
This W-plugs technique does allow plugs to be defined which have a high aspect ratio, i.e., a high ratio of depth to width of the plug, but is inconvenient to use where such W-plugs are to undergo thermal treatments under an oxidizing environment during following process steps.
Unfortunately, this is the case of ferroelectric devices. Most ferroelectric materials are treated at temperatures in the 500° to 850° C. range under oxygen after patterning.
In such a case, the tungsten-filled plugs must be sealed with barrier layers of non standard materials for integrated circuits manufacturing processes, in order to avoid release of volatile matter, such as W
2
O
5
, from the tungsten in the temperature range of 500° to 800° C. It should be noted that the considered specific temperature range is the same as that provided in annealing and crystallizing processes to finish ferroelectric devices.
In fact, tungsten (W) reacts with oxygen (O
2
) to yield tungsten pentoxide (W
2
O
5
), which is a non-conductive material, according to a highly exothermic process likely to leave a contaminated oxidation oven.
Similarly, polysilicon (polySi) reacts with oxygen (O
2
) to yield silicon dioxide (SiO
2
), which is a non-conductive material, according to a process which causes greatly expanded volumes and, therefore, a high stress in the structure.
Also known is to use materials impermeable to oxygen (O
2
), such as Ir or IrO
2
. However, this considerably complicates the process of manufacturing a device that includes such materials.
Similar considerations apply to the filling of the contact regions with polysilicon (polySi-plug), which oxidizes and becomes insulative when subjected to the thermal treatments required for crystallization of ferroelectric materials.
However, the additional steps required to provide such non standard barrier layers greatly complicate the manufacturing process.
Furthermore, the ferroelectric device described in the above referred document has an interconnection formed between the MOS device and the ferroelectric device which is realized by means of a layer of titanium nitride (TiN)—referred to as a local interconnection.
From U.S. patent application Ser. No. 09/365,187, assigned to STMicroelectronics S.r.l. and incorporated herein by reference, it is known to provide a contact structure for a ferroelectric device by using a coating with a barrier of a conductive material which has been deposited ahead of plug-forming and filled with an insulating material, such a conductive coating being used to establish an electrical connection between the lower and upper portions of the plug itself.
According to the above Application, the contact structure is filled with oxide, rather than a conductive material like tungsten (W) or polysilicon (polySi). This eliminates the problems connected with the process of annealing under an oxidizing environment which follows depositing the ferroelectric material.
FIG. 2
shows a schematic cross-sectional view of a portion
1
of a memory matrix of the parallel type comprising a plurality of ferroelectric non-volatile memory cells
2
.
Each memory cell
2
comprises a MOS transistor
3
and a ferroelectric capacitor
4
, in series with each other.
The cells
2
of the memory matrix
1
are

Affiliated with

Also associated with

Rating

Contact structure for a ferroelectric memory device does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Contact structure for a ferroelectric memory device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Contact structure for a ferroelectric memory device will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3166160