Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2006-11-14
2006-11-14
Dinh, Paul (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C716S030000, C716S030000
Reexamination Certificate
active
07137097
ABSTRACT:
A method, system, computer system, and computer program product including an algorithm that performs the constraints-based global routing step in the physical design of integrated circuits. The algorithm is based on finding routes for the entire circuit based on constraints being satisfied for the entire design. Initially, for each net, a set of possible routing solutions is determined based on applicable constraints. The possible solutions for the nets are combined to create a highly-connected “intersection graph,” with each intersection graph node representing a net. The intersection graph is partitioned based on constraints and performance criteria. An optimal solution is determined for each partition. The optimal solutions for the partitions are then combined to produce a global routing solution. The global routing solution is provided to a detailed router, which completes the routing for the design.
REFERENCES:
patent: 4615011 (1986-09-01), Linkster
patent: 4752887 (1988-06-01), Kuwahara
patent: 5640327 (1997-06-01), Ting
patent: 5754824 (1998-05-01), Damiano et al.
patent: 5856927 (1999-01-01), Greidinger et al.
patent: 5883812 (1999-03-01), Fujii
patent: 5963728 (1999-10-01), Hathaway et al.
patent: 6117182 (2000-09-01), Alpert et al.
patent: 6122443 (2000-09-01), Nishikawa
patent: 6134702 (2000-10-01), Scepanovic et al.
patent: 6175950 (2001-01-01), Scepanovic et al.
patent: 6223328 (2001-04-01), Ito et al.
patent: 6279142 (2001-08-01), Bowen et al.
patent: 6289495 (2001-09-01), Raspopovic et al.
patent: 6353918 (2002-03-01), Carothers et al.
patent: 6405350 (2002-06-01), Tawada
patent: 6480991 (2002-11-01), Cho et al.
patent: 6510545 (2003-01-01), Yee et al.
patent: 6546529 (2003-04-01), Dansky et al.
patent: 6550042 (2003-04-01), Dave
patent: 6594805 (2003-07-01), Tetelbaum et al.
patent: 6601222 (2003-07-01), Mehrotra et al.
patent: 6611944 (2003-08-01), Elzinga
patent: 6629306 (2003-09-01), Bobba et al.
patent: 6957409 (2005-10-01), Teig et al.
patent: 2004/0044979 (2004-03-01), Aji et al.
Standard Delay Format Specification, Version 3.0, Open Verilog International, May 1995.
Chiang, C. et al., “A Powerful Global Router Based on Steiner Min-Max Trees”, Proceedings of IEEE International Conference on Computer-Aided Design, pp. 2-5, Nov. 7-10, 1989.
Elmore, W.C., “The Transient Response of Damped Linear Networks with Particular Regard to Wideband Amplifiers”, Journal of Applied Physics, vol. 19(1), 1948.
Fiduccia, C.M. et al., “A Linear Time Heuristic for Improving Network Partitions”, Proceedings of the 19thDesign Automation Conference, pp. 175-181, 1982.
Mikami, K. et al.., “A Computer Program for Optimal Routing of Printed Circuit Connectors”, IFIPS Proceedings, pp. 1475-1478, 1969.
Penfield, Paul et al., “Signal Delay in RC Tree Networks”, IEEE 18thDesign Automation Conference, 1981.
Aji Sandeep A.
Ganguly Shantanu
Narang Ankur
Dinh Paul
Sun Microsystems Inc.
Zagorin O'Brien Graham LLP
LandOfFree
Constraint-based global router for routing high performance... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Constraint-based global router for routing high performance..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Constraint-based global router for routing high performance... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3668704