Electrical computers and digital processing systems: memory – Storage accessing and control – Memory configuring
Reexamination Certificate
2005-10-11
2005-10-11
Verbrugge, Kevin (Department: 2189)
Electrical computers and digital processing systems: memory
Storage accessing and control
Memory configuring
C711S005000, C711S165000, C711S203000, C711S209000
Reexamination Certificate
active
06954837
ABSTRACT:
A memory system includes physical memory devices or ranks of memory devices that can be set to reduced power modes. In one embodiment, a hardware memory controller receives memory instructions in terms of a logical address space. In response to the relative usages of different addresses within the logical address space, the memory controller maps the logical address space to physical memory in a way that reduces the number of memory devices that are being used. Other memory devices are then set to reduced power modes. In another embodiment, an operating system maintains a free page list indicating portions of physical memory that are not currently allocated. The operating system periodically sorts this list by group, where each group corresponds to a set or rank of memory devices. The groups are sorted in order from those receiving the heaviest usage to those receiving the lightest usage. When allocating memory, the memory is allocated from the sorted page list so that memory is preferentially allocated from those memory devices that are already receiving the highest usage.
REFERENCES:
patent: 5603000 (1997-02-01), Lee et al.
patent: 5687382 (1997-11-01), Kojima et al.
patent: 5706407 (1998-01-01), Nakamura et al.
patent: 5787498 (1998-07-01), Lee et al.
patent: 6167484 (2000-12-01), Boyer et al.
patent: 6215714 (2001-04-01), Takemae et al.
patent: 6415366 (2002-07-01), Chen et al.
patent: 6430665 (2002-08-01), Allison et al.
patent: 2002/0019896 (2002-02-01), Fornaciari et al.
patent: 2002/0186597 (2002-12-01), Henkel et al.
patent: 2003/0051108 (2003-03-01), Chen et al.
“Memory Data Book”, Micron Technology, pp. 1-77 to 1-80, Feb. 1999.
“Power Aware Page Allocation”, Lebeck et al., ACM, Nov. 2000, 12 pages.
“Optimizing the DRAM Refresh Count for Merged DRAM/Logic LSIs”, Ohsawa et al., ISLPED, Aug. 10-12, 1998, pp. 82-87.
Batra Pradeep
Woo Steven C.
Rambus Inc.
Shemwell Gregory & Courtney LLP
Verbrugge Kevin
LandOfFree
Consolidation of allocated memory to reduce power consumption does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Consolidation of allocated memory to reduce power consumption, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Consolidation of allocated memory to reduce power consumption will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3467177