Conserving power by reducing voltage supplied to an...

Details Conserving power by reducing voltage supplied to an... Conserving power by reducing voltage supplied to an...

2008-05-06

2008-05-06

Perveen, Rehana (Department: 2116)

Electrical computers and digital processing systems: support

Computer power control

C713S320000, C713S324000

Reexamination Certificate

active

11715092

ABSTRACT:
One embodiment of the present invention provides a system that facilitates reducing static power consumption of a processor. During operation, the system receives a signal indicating that instruction execution within the processor is to be temporarily halted. In response to this signal, the system halts an instruction-processing portion of the processor, and reduces the voltage supplied to the instruction-processing portion of the processor. Full voltage is maintained to a remaining portion of the processor, so that the remaining portion of the processor can continue to operate while the instruction-processing portion of the processor is in reduced power mode.

REFERENCES:
patent: 5666537 (1997-09-01), Debnath et al.
patent: 6738675 (2004-05-01), Dai
patent: 6792551 (2004-09-01), Dai
patent: 6795896 (2004-09-01), Hart et al.
patent: 2003/0056127 (2003-03-01), Vaglica
patent: 2003/0120959 (2003-06-01), Bohrer et al.
patent: 2003/0120962 (2003-06-01), Dai et al.

Affiliated with

Also associated with

Rating

Conserving power by reducing voltage supplied to an... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Conserving power by reducing voltage supplied to an..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Conserving power by reducing voltage supplied to an... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3928359