Error detection/correction and fault detection/recovery – Pulse or data error handling – Error/fault detection technique
Reexamination Certificate
2007-03-27
2007-03-27
Britt, Cynthia (Department: 2138)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Error/fault detection technique
C714S724000, C324S527000
Reexamination Certificate
active
10352231
ABSTRACT:
A connection verification apparatus verifies interconnection between a plurality of logic blocks constituting a semiconductor integrated circuit or the like. It includes a connection verification section for verifying interconnection between a first logic block and a second logic block by comparing a signal level of an output terminal of the first logic block with a signal level of an input terminal of the second logic block connected to the output terminal of the first logic block. The connection verification apparatus can verify the interconnection between the two logic blocks without verifying the logic processing to the two logic blocks.
REFERENCES:
patent: 4949274 (1990-08-01), Hollander et al.
patent: 5029166 (1991-07-01), Jarwala et al.
patent: 5903156 (1999-05-01), Matsumaru et al.
patent: 5999002 (1999-12-01), Fasnacht et al.
patent: 6574758 (2003-06-01), Eccles
patent: 6617869 (2003-09-01), Pillkahn
patent: 6894308 (2005-05-01), Whetsel et al.
patent: 10-239394 (1998-09-01), None
Britt Cynthia
Buchanan & Ingersoll & Rooney PC
Renesas Technology Corp.
LandOfFree
Connection verification apparatus for verifying... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Connection verification apparatus for verifying..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Connection verification apparatus for verifying... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3771917