Active solid-state devices (e.g. – transistors – solid-state diode – Housing or package – For plural devices
Patent
1998-06-10
2000-11-14
Hardy, David
Active solid-state devices (e.g., transistors, solid-state diode
Housing or package
For plural devices
257727, 257678, 257778, 257797, 257783, H01L 2334
Patent
active
061474002
ABSTRACT:
A plurality of separate semiconductor chips, each having a contact-bearing surface and contacts on such surface, are disposed in an array so that the contact-bearing surfaces face and define a first surface of the array. A flexible, dielectric sheet with terminals thereon overlies the first or contact bearing surface of the semiconductor chips. Elongated leads are disposed between the dielectric element and the semiconductor chips. Each lead has a first end connected to a terminal on the dielectric element, and a second end connected to a contact on a semiconductor chip in the array. All of the leads are formed simultaneously by moving the dielectric element and the array relative to one another to simultaneously displace all of the first ends of the leads relative to all of the second ends. The dielectric element is subdivided after the forming step so as to leave one region of the dielectric element connected to each chip and thereby form individual units each including one chip, or a small number of chips.
REFERENCES:
patent: Re35119 (1995-12-01), Blonder et al.
patent: 3373481 (1968-03-01), Lins et al.
patent: 3811186 (1974-05-01), Larnerd et al.
patent: 3842189 (1974-10-01), Southgate
patent: 3952404 (1976-04-01), Matunami
patent: 4067104 (1978-01-01), Tracy
patent: 4142288 (1979-03-01), Flammer et al.
patent: 4326663 (1982-04-01), Oettel
patent: 4447857 (1984-05-01), Marks et al.
patent: 4520562 (1985-06-01), Sade et al.
patent: 4629957 (1986-12-01), Walters et al.
patent: 4661192 (1987-04-01), McShane
patent: 4667219 (1987-05-01), Lee et al.
patent: 4721995 (1988-01-01), Tanizawa
patent: 4783695 (1988-11-01), Eichelberger et al.
patent: 4785137 (1988-11-01), Samuels
patent: 4793814 (1988-12-01), Zifcak et al.
patent: 4812191 (1989-03-01), Ho et al.
patent: 4893172 (1990-01-01), Matsummoto et al.
patent: 4926241 (1990-05-01), Carey
patent: 4937653 (1990-06-01), Blonder et al.
patent: 4949158 (1990-08-01), Ueda
patent: 4954877 (1990-09-01), Nakanishi et al.
patent: 4955523 (1990-09-01), Calomagno et al.
patent: 5047830 (1991-09-01), Grabbe
patent: 5049085 (1991-09-01), Reylek et al.
patent: 5055907 (1991-10-01), Jacobs
patent: 5067007 (1991-11-01), Kanji et al.
patent: 5086337 (1992-02-01), Noro et al.
patent: 5091769 (1992-02-01), Eichelberger
patent: 5108825 (1992-04-01), Wojnarowski et al.
patent: 5131852 (1992-07-01), Grabbe et al.
patent: 5152695 (1992-10-01), Grabbe et al.
patent: 5157589 (1992-10-01), Cole, Jr. et al.
patent: 5173055 (1992-12-01), Grabbe
patent: 5192716 (1993-03-01), Jacobs
patent: 5197892 (1993-03-01), Yoshizawa et al.
patent: 5210939 (1993-05-01), Mallik et al.
patent: 5230931 (1993-07-01), Yamazaki et al.
patent: 5257178 (1993-10-01), Hatfield et al.
patent: 5280192 (1994-01-01), Kryzaniwsky
patent: 5296741 (1994-03-01), Kim
patent: 5346861 (1994-09-01), Khandros et al.
patent: 5359496 (1994-10-01), Kornrumpf et al.
patent: 5430614 (1995-07-01), Difrancesco
patent: 5455390 (1995-10-01), DiStefano et al.
patent: 5518964 (1996-05-01), DiStefano et al.
patent: 5528083 (1996-06-01), Malladi et al.
patent: 5565706 (1996-10-01), Miura et al.
patent: 5597470 (1997-01-01), Karavakis et al.
patent: 5629239 (1997-05-01), DiStefano et al.
Research Disclosure No. 322 (Feb. 1991) "Method of Testing Chips and Joining Chips to Substrates," XP 000169195.
IBM Technical Disclosure Bulletin, vol. 36, No. 07, Jul. 1993.
DiStefano Thomas H.
Faraci Tony
Smith John W.
Clark Jhihan B
Hardy David
Tessera Inc.
LandOfFree
Connecting multiple microelectronic elements with lead deformati does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Connecting multiple microelectronic elements with lead deformati, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Connecting multiple microelectronic elements with lead deformati will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2067790