Electrical computers and digital processing systems: support – Computer power control
Reexamination Certificate
2008-06-24
2011-12-06
Elamin, M (Department: 2116)
Electrical computers and digital processing systems: support
Computer power control
C713S310000, C713S320000, C713S321000, C713S322000, C713S323000, C713S324000, C713S330000, C713S340000
Reexamination Certificate
active
08074087
ABSTRACT:
Controlling processors and processor hardware components in a computing device based on execution load and a power saving preference. The power saving preference relates to responsiveness of the processors versus power consumption of the processors to manage battery life of the device. The processors and processor hardware components may be powered on and off based on a determined execution load for the processors and based on the power saving preference. For example, arithmetic logic units, caches, vectorization units, and units for graphics or multimedia support may be individually enabled or disabled based on the execution load and the power saving preference.
REFERENCES:
patent: 5423045 (1995-06-01), Kannan et al.
patent: 5913068 (1999-06-01), Matoba
patent: 5949812 (1999-09-01), Turney et al.
patent: 6442700 (2002-08-01), Cooper
patent: 6449575 (2002-09-01), Bausch et al.
patent: 6668330 (2003-12-01), Kapil
patent: 6823516 (2004-11-01), Cooper
patent: 6845456 (2005-01-01), Menezes et al.
patent: 7155623 (2006-12-01), Lefurgy et al.
patent: 7464276 (2008-12-01), Rusu et al.
patent: 7577860 (2009-08-01), Carpenter et al.
patent: 7647513 (2010-01-01), Tobias et al.
patent: 7725747 (2010-05-01), Zimmer et al.
patent: 2006/0036878 (2006-02-01), Rothman et al.
patent: 2007/0288728 (2007-12-01), Tene et al.
patent: 2008/0005381 (2008-01-01), Theocharous et al.
Childers, et al., “Adapting Processor Supply Voltage to Instruction-Level Parallelism”, Appeared in Koolchips Workshop, during MICRO-33, Monterey, California, Dec. 2001, 4 Pages.
Hong, et al., “Power Optimization of Variable-Voltage Core-Based Systems”, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 18, No. 12, Dec. 1999, pp. 1702-1714.
Hsu, et al., “The Design, Implementation, and Evaluation of a Compiler Algorithm for CPU Energy Reduction”, Proceedings of the ACM SIGPLAN 2003 conference on Programming language design and implementation, Date: Jun. 9-11, 2003, pp. 38-48, Publisher: ACM New York, NY, USA.
“Processor Power Management in Windows Vista and Windows Server 2008”, Date: Nov. 20, 2007, 49 Pages.
Elamin M
Microsoft Corporation
LandOfFree
Configuring processors and loads for power management does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Configuring processors and loads for power management, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Configuring processors and loads for power management will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4259070