Configuration space compaction

Details Configuration space compaction Configuration space compaction

2005-10-14

2009-10-27

Myers, Paul R (Department: 2111)

Electrical computers and digital data processing systems: input/

Intrasystem connection

Bus interface architecture

C710S305000, C710S306000, C710S100000

Reexamination Certificate

active

07610431

ABSTRACT:
In an interconnect apparatus for interconnecting at least one host to at least a plurality of presentation registers provide a presentation interface for the device to the host. The interconnect apparatus includes memory for holding the presentation registers and a governor operable to manage the presentation registers in the memory.

REFERENCES:
patent: 5423008 (1995-06-01), Young et al.
patent: 5623610 (1997-04-01), Knoll et al.
patent: 5987135 (1999-11-01), Johnson et al.
patent: 7162559 (2007-01-01), Kallat et al.
patent: 2003/0217250 (2003-11-01), Bennett et al.
patent: 2004/0221075 (2004-11-01), Dobson et al.
patent: 2005/0038947 (2005-02-01), Lueck et al.
patent: 2005/0198405 (2005-09-01), Newman
patent: 2005/0235067 (2005-10-01), Creta et al.
patent: 2007/0005838 (2007-01-01), Chang et al.

Affiliated with

Also associated with

Rating

Configuration space compaction does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Configuration space compaction, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Configuration space compaction will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4122670