Electricity: measuring and testing – Fault detecting in electric circuits and of electric components – Of individual circuit component or element
Reexamination Certificate
1999-04-30
2003-03-04
Sherry, Michael (Department: 2829)
Electricity: measuring and testing
Fault detecting in electric circuits and of electric components
Of individual circuit component or element
C324S754090
Reexamination Certificate
active
06529028
ABSTRACT:
BACKGROUND OF THE INVENTION
Field of the Invention
The present invention relates to a configuration for testing a plurality of memory chips on a wafer, in which needles are used to supply the memory chips with supply voltages, an initialization signal, a read signal, a clock signal as well as address, data and control signals.
Until now, chips of, for example, 64 Mbit DRAMs have been tested in small groups by needles from needle cards. In the process, problems have arisen in producing a needle card with sufficient needles for the needles to make contact with a large number of chips, preferably all the chips on the wafer, for a test run.
The maximum number of needles on a needle card at the moment is about 1000 needles. This allows testing of the order of magnitude of about 20 to 50 chips, since different address, data supply and control signals must be supplied to each individual chip via the needles.
Known configurations thus provide needle cards with up to 1,000 needles, by which about 20 to 50 chips can be tested at the same time. The relatively high contact pressure that is exerted by the 1,000 needles on the 20 to 50 chips is also problematic in this case. Furthermore, it is difficult to configure the tips of the needles to be in the same plane when there are such a large number of needles for each chip. The number being in the order of magnitude of 50 needles per chip, so that each individual chip on the wafer can be tested reliably.
SUMMARY OF THE INVENTION
It is accordingly an object of the invention to provide a configuration for testing a plurality of memory chips on a wafer which overcomes the above-mentioned disadvantages of the prior art devices of this general type, in which it is possible to test significantly more memory chips than in the past in one test run with one needle card.
With the foregoing and other objects in view there is provided, in accordance with the invention, an improved configuration for testing a plurality of memory chips having edge areas and disposed on a wafer, the improvement includes: a logic device outputting at least some address signals, data signals and control signals directly received by the plurality of memory chips under test, the logic device disposed on an edge area of the plurality of memory chips disposed on the wafer; and a plurality of needles supplying supply voltages, an initialization signal, a read signal, and a clock signal to the plurality of memory chips under test.
The object is achieved according to the invention in the case of the configuration of the type mentioned initially in that at least some of the address, data and control signals are produced in a logic device disposed in the edge area (sawn edge containing test structures and centering aids for the masks) of the memory chip and are supplied directly to the memory chips. In this case, all the address, data and control signals are preferably produced in the logic device provided in the edge area. It should be mentioned that the term a plurality of memory chips is also intended to include individual memory chips, for example two memory chips separated by an edge area.
The invention thus adopts a completely different approach than the previous prior art. Instead of aiming to achieve improvements in the needle cards or needles, which would occur in any case in the course of development, a separate logic device is accommodated in the edge area of the memory chip, with whose aid address, data and control signals are produced locally in the edge area of each memory chip, and are supplied directly to the memory chip. This has the major advantage that only supply voltages and a few coded output signals then need to be supplied via the needle card for each memory chip. Therefore, only five contact points are now required via the needle card, for the supply voltages, an initialization signal, a read signal and a clock signal, so that up to 200 chips can be tested with one needle card having about 1,000 needles.
The local logic device, which is located in the edge area, for the individual memory chips thus produces all the address, data and control signals that are required and evaluates them. If a fault occurs, then a fault signal is emitted which indicates to the test set that a fault has occurred. Appropriately coded signals can be used to determine directly where the fault is located. For example, two coded signals are required for this purpose for four word lines that are boosted simultaneously. The exact fault location can then be defined from the time when a fault occurred and the n coded signals.
Other features which are considered as characteristic for the invention are set forth in the appended claims.
Although the invention is illustrated and described herein as embodied in a configuration for testing a plurality of memory chips on a wafer, it is nevertheless not intended to be limited to the details shown, since various modifications and structural changes may be made therein without departing from the spirit of the invention and within the scope and range of equivalents of the claims.
The construction and method of operation of the invention, however, together with additional objects and advantages thereof will be best understood from the following description of specific embodiments when read in connection with the accompanying drawings.
REFERENCES:
patent: 4961053 (1990-10-01), Krug
patent: 5053700 (1991-10-01), Parrish
patent: 5418452 (1995-05-01), Pyle
patent: 5442282 (1995-08-01), Rostoker et al.
patent: 5608335 (1997-03-01), Tailliet
patent: 5648661 (1997-07-01), Rostoker et al.
patent: 19630316 (1998-01-01), None
Buck Martin
Härle Dieter
Heyne Patrick
Greenberg Laurence A.
Infineon - Technologies AG
Locher Ralph E.
Nguyen Jimmy
Sherry Michael
LandOfFree
Configuration for testing a plurality of memory chips on a... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Configuration for testing a plurality of memory chips on a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Configuration for testing a plurality of memory chips on a... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3061834