Electrical computers and digital data processing systems: input/ – Input/output data processing – Peripheral configuration
Reexamination Certificate
2000-08-11
2004-02-17
Perveen, Rehana (Department: 2182)
Electrical computers and digital data processing systems: input/
Input/output data processing
Peripheral configuration
C710S064000, C710S104000, C711S001000, C712S225000
Reexamination Certificate
active
06694385
ABSTRACT:
TECHNICAL FIELD OF THE INVENTION
The expanded direct memory access processor is the subject of U.S. patent application Ser. No. 09/713,609, filed Nov. 15, 2000, entitled REQUEST QUEUE MANAGER IN TRANSFER CONTROLLER WITH HUB AND PORTS. An expanded direct memory access processor is an interconnection network which assumes the task of communication throughout the processor system and its peripherals in a centralized function. Within the expanded direct memory access processor, a system of a main hub and ports tied together by multiple pipelines is the medium for all data communications among processors and peripherals.
The hub interface unit is of generic design. This hub interface unit is made identical for all ports, whether the attached application unit operates at the high frequency of the core processor or the much lower frequency of a some types of relatively slow peripherals. The application unit includes a variety of external port interfaces of customized design with considerable variation their internal make-up.
SUMMARY OF THE INVENTION
This invention relates to the novel aspects of a configuration bus interconnection protocol. This configuration bus interconnection protocol loads memory-mapped registers in various portions of the digital signal processor chip. Integrated circuits including an expanded direct memory access processor can utilize a configuration bus to configure the control registers throughout the external ports. Configuration takes place normally as a prelude to application usage through boot up or initialization processes. It is also possible that a device using a configuration bus of this invention could be re-configured dynamically during application usage under program control.
The configuration bus is a parallel set of communications protocols used for control of peripherals rather than for data transfer. While the expanded direct memory access processor is heavily optimized for maximizing data transfers, the configuration bus protocol and configuration bus interface is designed for simplicity, ease of implementation and portability. The configuration bus signals are of uniform definition for all application unit interfaces. The ability of the uniformly defined configuration bus to interface with a wide variety of customized peripheral units is a key feature of the invention.
REFERENCES:
patent: 3675209 (1972-07-01), Trost et al.
patent: 4562532 (1985-12-01), Nishizawa et al.
patent: 4775931 (1988-10-01), Dickie et al.
patent: 4885683 (1989-12-01), Coogan
patent: 5379382 (1995-01-01), Work et al.
patent: 5671355 (1997-09-01), Collins
patent: 6119188 (2000-09-01), Sheafor et al.
patent: 6260086 (2001-07-01), Butler et al.
patent: 6532533 (2003-03-01), Bhandal et al.
patent: 0 404 414 (1990-12-01), None
patent: 0 987 625 (2000-03-01), None
Agarwala Sanjive
Comisky David A.
Fuoco Charles
Mai Rijue
Marshall, Jr. Robert D.
Perveen Rehana
LandOfFree
Configuration bus reconfigurable/reprogrammable interface... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Configuration bus reconfigurable/reprogrammable interface..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Configuration bus reconfigurable/reprogrammable interface... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3338543