Electrical computers and digital data processing systems: input/ – Input/output data processing – Input/output access regulation
Reexamination Certificate
2001-11-29
2004-09-21
Fleming, Fritz (Department: 2182)
Electrical computers and digital data processing systems: input/
Input/output data processing
Input/output access regulation
C710S066000
Reexamination Certificate
active
06795877
ABSTRACT:
BACKGROUND
Today's portable communication products utilize circuits that may perform a variety of applications. Some of the new applications are user defined and the more complex applications are even down-loadable. A product's marketplace success may depend on a continual stream of upgrades and modified applications to enrich a product's features and functionality. At the same time, the user expects the products to include high data rate capabilities, sometimes at a reduced product size and cost.
Competing communication products may be based on Code Division Multiple Access (CDMA), Global System for Mobile Communications (GSM), Time Division Multiple Access (TDMA) systems, third generation (3G) systems, among others. As such, applications available for one communication product may not be available for other products without modifications. In other words, an application running on a Digital Signal Processor (DSP) that implements communication protocols for one standard may not properly interface to applications based on another protocol. Thus, there is a continuing need for better ways to allow applications to operate properly with many communication products without significant modifications.
REFERENCES:
patent: 4486750 (1984-12-01), Aoki
patent: 5663734 (1997-09-01), Krasner
patent: 5666321 (1997-09-01), Schaefer
patent: 5901074 (1999-05-01), Nakano et al.
patent: 5960035 (1999-09-01), Sridhar et al.
patent: 5982807 (1999-11-01), Snell
patent: 6016143 (2000-01-01), Heinzman
patent: 6148420 (2000-11-01), Schlater et al.
patent: 6154785 (2000-11-01), Lakhat et al.
patent: 0 492 072 (1992-07-01), None
Virtex Pin Definitions, Jul. 19, 2002, Xilinx, Version 2.8, Table 1 (Note, Virtex FPGA has been before 2001, see reference “V”.*
Xiilnx Ships World's Highest Density FPGA, Xilinx, Jul. 31, 2000.*
TMS320C30 Digital Signal Processor, Revised Jun. 1997, www.ti.com.
Chen Alan S.
Fleming Fritz
Intel Corporation
Parker Lanny L.
LandOfFree
Configurable serial bus to couple baseband and application... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Configurable serial bus to couple baseband and application..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Configurable serial bus to couple baseband and application... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3212509