Configurable processor system unit

Details Configurable processor system unit Configurable processor system unit

1998-10-14

2002-10-15

Wong, Peter (Department: 2181)

Electrical computers and digital data processing systems: input/

Intrasystem connection

Bus interface architecture

C710S306000, C710S308000, C710S309000, C712S010000, C712S015000, C712S029000, C712S031000, C712S036000

Reexamination Certificate

active

06467009

ABSTRACT:

FIELD OF THE INVENTION
The present invention relates to integrated circuits, and more specifically, to a configurable processor system unit.
BACKGROUND OF THE INVENTION
Micro-controllers have been around over two decades dating back to the mid 1970's. A micro-controller describes a class of embedded systems. It is usually a single chip device containing a central processing unit, or CPU, custom logic, and an embedded program written in assembly or machine language. The CPU's program and the custom logic embedded within the micro-controller thus tailor its application. A typical calculator for example has a micro-controller specifically designed to interact with a LCD display, numeric keypad, and provide various arithmetic functions. From the inception of the micro-controller device, hundreds of different custom configurations have been designed to address specific applications. The overhead, in terms of time and cost, associated with customizing a micro-controller is significant. Therefore, custom micro-controllers make practical economic sense when large volumes, usually millions of units, are at stake.
An alternative to custom micro-controllers is an Application Specific IC, commonly known as ASIC. An ASIC offers user customization through personalizing the masking layers during the production of the integrated circuit device. Personalization usually comes in two forms: metal only mask, known as Gate-Arrays, and all mask personalization, called Standard Cells. The average ASIC user must overcome numerous obstacles and challenges before an actual product can be realized. Firstly, designing a CPU and associated development tools is a tremendous barrier for most customers. Secondly, the hardware and software expertise, development time, and non-recurring expenses associated with developing such an ASIC is usually much greater than the return. And finally, test and debug costs, manufacturing lead times, and inventory control pose serious challenges to less experienced, cash starved users.
The most economical approach currently available is to adopt a multi-chip embedded system solution by utilizing a Programmable Logic Device, external non-volatile memory, and an off the shelf standard CPU. This is not a single chip solution and is therefore in a different category. However, for the purposes of completeness it is worth noting the problems associated with this approach. Both power consumption and performance are compromised in a multi-chip solution due to excessive I/O pad and board trace capacitance switching. A multi-chip approach does not scale with process technology due to mechanical bonding and packaging issues. Therefore, it does not benefit from process migrations. Time-to-market benefits are better than competing alternatives but not as good as an integrated solution. And finally, a multi-chip solution offers limited and inflexible CPU to logic, and CPU to I/O signal access due to pre-constrained pin assignment.
SUMMARY OF THE INVENTION
It is an object of the present invention to provide a configurable processor system on a single integrated circuit.
The configurable processor system includes a processor, an internal system bus, and a programmable logic all interconnected via the internal system bus.
Other objectives, features, and advantages of the present invention will be apparent from the accompanying drawings and from the detailed description that follows below.


REFERENCES:
patent: 4314353 (1982-02-01), Gunter et al.
patent: 4789951 (1988-12-01), Birkner et al.
patent: 4870302 (1989-09-01), Freeman
patent: 5093915 (1992-03-01), Platteter et al.
patent: 5140193 (1992-08-01), Freeman et al.
patent: 5206940 (1993-04-01), Murakami et al.
patent: RE34363 (1993-08-01), Freeman
patent: 5343406 (1994-08-01), Freeman et al.
patent: 5347641 (1994-09-01), Cedar et al.
patent: 5369314 (1994-11-01), Patel et al.
patent: 5402014 (1995-03-01), Ziklik et al.
patent: 5432719 (1995-07-01), Freeman et al.
patent: 5432950 (1995-07-01), Sibigtroth
patent: 5448493 (1995-09-01), Topolewski et al.
patent: 5488316 (1996-01-01), Freeman et al.
patent: 5504439 (1996-04-01), Tavana
patent: 5592102 (1997-01-01), Lane et al.
patent: 5635851 (1997-06-01), Tavana
patent: 5682107 (1997-10-01), Tavana et al.
patent: 5710891 (1998-01-01), Normoyle et al.
patent: 5748912 (1998-05-01), Lee
patent: 5774684 (1998-06-01), Haines et al.
patent: 5784637 (1998-07-01), Sawase et al.
patent: 5818255 (1998-10-01), New et al.
patent: 5825202 (1998-10-01), Tavana et al.
patent: 5834947 (1998-11-01), Cedar et al.
patent: 5844424 (1998-12-01), Krishnamurthy et al.
patent: 5844854 (1998-12-01), Lee
patent: 5847580 (1998-12-01), Bapat et al.
patent: 5880597 (1999-03-01), Lee
patent: 5883525 (1999-03-01), Tavana et al.
patent: 5901295 (1999-05-01), Yazdy
patent: 5911082 (1999-06-01), Monroe et al.
patent: 5935230 (1999-08-01), Pinai et al.
patent: 5936424 (1999-08-01), Young et al.
patent: 5942913 (1999-08-01), Young et al.
patent: 5963050 (1999-10-01), Young et al.
patent: 5982195 (1999-11-01), Cliff et al.
patent: 6020757 (2000-02-01), Jenkins et al.
patent: 6020758 (2000-02-01), Patel et al.
patent: 6023742 (2000-02-01), Ebeling et al.
patent: 6067615 (2000-05-01), Upton
patent: 6085317 (2000-07-01), Smith
patent: 6094065 (2000-07-01), Tavana et al.
patent: 6017824 (2000-08-01), Reddy et al.
patent: 6107827 (2000-08-01), Young et al.
patent: 6184705 (2001-02-01), Cliff et al.
patent: 6191608 (2001-02-01), Cliff et al.
patent: 6212639 (2001-04-01), Erickson et al.
patent: 6236245 (2001-05-01), Papaliolios
patent: 6259286 (2001-07-01), Papaliolios
patent: 6282627 (2001-08-01), Wong et al.
patent: 6298366 (2001-10-01), Gatherer et al.
patent: 0062431 (1982-03-01), None
patent: 0139254 (1984-09-01), None
patent: 0307649 (1988-08-01), None
patent: 0306962 (1988-09-01), None
patent: 0361525 (1989-09-01), None
patent: 0486248 (1991-11-01), None
patent: 0503498 (1992-03-01), None
patent: 0511674 (1992-04-01), None
patent: 0536793 (1992-10-01), None
patent: 0636976 (1994-07-01), None
patent: 0742516 (1996-04-01), None
patent: 2297409 (1996-01-01), None
PCT Search Report, PCT/US99/24114, dated Jan. 26, 2000, 5 pgs.
PCT Search Report, PCT/US99/24114, dated Apr. 25, 2000, 10 pgs.
Efficient Mechanism for Multiple Debug Modes, IBM Technical Disclosure Bulletin, vol. 38, No. 11, Nov. 1995, pp. 65-68.
System Master Slice For Fast Turnaround Time, IBM Technical Disclosure Bulletin, vol. 26, No. 3B, Aug. 1983, pp. 1531-1532.
Update Mechanism For Personal Computer System Resident Firmware, IBM Technical Disclosure Bulleten, vol. 34, No. 10B, Mar. 1992, pp. 133-136.

Affiliated with

Also associated with

Rating

Configurable processor system unit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Configurable processor system unit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Configurable processor system unit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2987915