Configurable output buffer ganging for a parallel processor

Details Configurable output buffer ganging for a parallel processor Configurable output buffer ganging for a parallel processor

2005-12-19

2010-06-29

Coleman, Eric (Department: 2183)

Electrical computers and digital processing systems: processing

Processing control

C712S222000, C710S057000

Reexamination Certificate

active

07747842

ABSTRACT:
An output buffer in a multi-threaded processor is managed to store a variable amount of output data. Parallel threads produce a variable amount of output data. A controller is configured to determine how much output buffer space is needed per thread and how many threads can execute in parallel, given the available space in the output buffer. The controller also determines where each thread writes to in the output buffer.

REFERENCES:
patent: 6304887 (2001-10-01), Ju et al.
patent: 6947047 (2005-09-01), Moy et al.
patent: 7098922 (2006-08-01), Bastos et al.
patent: 7269713 (2007-09-01), Anderson et al.
patent: 7418576 (2008-08-01), Lindholm et al.
patent: 7640284 (2009-12-01), Goodnight et al.
patent: 2003/0177336 (2003-09-01), Smith
patent: 2004/0068730 (2004-04-01), Miller et al.
patent: 2005/0076169 (2005-04-01), Modelski et al.

Affiliated with

Also associated with

Rating

Configurable output buffer ganging for a parallel processor does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Configurable output buffer ganging for a parallel processor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Configurable output buffer ganging for a parallel processor will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4168379