Configurable non-volatile logic structure for characterizing...

Details Configurable non-volatile logic structure for characterizing... Configurable non-volatile logic structure for characterizing...

2011-01-11

2011-01-11

Clark, S. V (Department: 2823)

Active solid-state devices (e.g., transistors, solid-state diode

Field effect device

Having insulated electrode

C257S341000

Reexamination Certificate

active

07868383

ABSTRACT:
An integrated circuit (IC) device including a substrate, a plurality of device layers formed over the substrate, and a plurality of multi-level revision (MLR) structures that generate a revision code indicative of device revisions. Each MLR group structure includes a number of MLR cells and includes a parity circuit having a number of inputs coupled to the outputs of the MLR cells and having an output to generate a corresponding bit of the revision code. The MLR cells in each MLR group structure are assigned to different device layers, and each device layer is assigned to one MLR cell in each MLR group structure. Each revision code bit is controllable by any MLR cell in the corresponding MLR group structure.

REFERENCES:
patent: 4447887 (1984-05-01), Imazeki et al.
patent: 4933903 (1990-06-01), Nakaizumi
patent: 5225702 (1993-07-01), Chatterjee
patent: 5294812 (1994-03-01), Hashimoto et al.
patent: 5453384 (1995-09-01), Chatterjee
patent: 5517051 (1996-05-01), Chatterjee
patent: 5723876 (1998-03-01), Ray
patent: 6114882 (2000-09-01), Flynn
patent: 6161213 (2000-12-01), Lofstrom
patent: 6446017 (2002-09-01), Skidmore
patent: 6446248 (2002-09-01), Solomon et al.
patent: 6477079 (2002-11-01), Kaneko et al.
patent: 6622102 (2003-09-01), Skidmore
patent: 6629309 (2003-09-01), Allen, III
patent: 6750479 (2004-06-01), Haag
patent: 6904124 (2005-06-01), Staver et al.
patent: 7215004 (2007-05-01), Nataraj
patent: 7589362 (2009-09-01), Argyres et al.
patent: 2002/0085163 (2002-07-01), Park et al.
patent: 2002/0152043 (2002-10-01), Skidmore
patent: 2003/0077896 (2003-04-01), Saito et al.
patent: 2003/0227320 (2003-12-01), Davis
patent: 2004/0251470 (2004-12-01), Catalasan et al.
patent: 2004/0251472 (2004-12-01), Catalasan et al.
patent: 2004/0253778 (2004-12-01), Catalasan et al.
patent: 2007/0063284 (2007-03-01), Kawahara et al.
patent: 2007/0287229 (2007-12-01), Nataraj
patent: 2009/0251201 (2009-10-01), Sung et al.
patent: 1341214 (2003-09-01), None
patent: 01305495 (1989-12-01), None
patent: WO2004021022 (2004-03-01), None
patent: WO2004021022 (2004-03-01), None
Final Office Action mailed Nov. 17, 2009 in U.S. Appl. No. 11/745,415 [NLMI.P148D1] 8 pages.
Final Office Action mailed Aug. 1, 2006 in U.S. Appl. No. 10/883,161 [NLMI.P148] 6 pages.
Non-Final Office Action mailed Jun. 19, 2009 in U.S. Appl. No. 11/745,415 [NLMI.P148D1] 11 pages.
Non-Final Office Action mailed Jan. 10, 2006 in U.S. Appl. No. 10/883,161 [NLMI.P148] 6 pages.
Notice of Allowance mailed Jun. 1, 2009 in U.S. Appl. No. 11/764,157 [NLMI.P199] 6 pages.
Notice of Allowance mailed Jan. 11, 2007 in U.S. Appl. No. 10/883,161 [NLMI.P148] 4 pages.

Affiliated with

Also associated with

Rating

Configurable non-volatile logic structure for characterizing... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Configurable non-volatile logic structure for characterizing..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Configurable non-volatile logic structure for characterizing... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2623659