Configurable memory system

Details Configurable memory system Configurable memory system

2006-12-05

2006-12-05

Padmanabhan, Mano (Department: 2188)

Electrical computers and digital processing systems: memory

Storage accessing and control

Memory configuring

C711S173000, C710S003000, C710S305000, C713S401000, C709S224000, C709S225000

Reexamination Certificate

active

07146480

ABSTRACT:
A configurable memory system is disclosed, which includes a processor-to-memory network, a memory-to-processor network, and a plurality of memory modules. Both networks in turns include a plurality of transport cells that can be configured to implement various transport networks, one for a particular memory application. To implement different memory applications in the same configurable memory system, a system designer takes several steps. The system designer identifies memory applications to be implemented in the configurable memory system. For each memory application, the designer allocates a set of memory modules and a transport network carrying data for the memory modules. Each transport network corresponding to a memory application thus establishes the data paths to and from the memory modules for that memory application. For each transport cell in the allocated networks, the designer develops a configuration table indicating the transport networks, one being associated with a memory application using that transport cell. The designer then creates reservation and/or conflict tables describing the timing relationships between the memory applications. Based on the reservation and/or conflict tables, scheduling execution of the memory applications can be performed.

REFERENCES:
patent: 4486832 (1984-12-01), Haubner et al.
patent: 5758195 (1998-05-01), Balmer
patent: 5960191 (1999-09-01), Sample et al.
patent: 6092180 (2000-07-01), Anderson et al.
patent: 6405286 (2002-06-01), Gupta et al.
patent: 6993639 (2006-01-01), Schlansker et al.
patent: 2002/0152305 (2002-10-01), Jackson et al.
patent: 2003/0048797 (2003-03-01), Sandstrom
patent: 2003/0188251 (2003-10-01), Brown et al.
patent: 2004/0010650 (2004-01-01), Vinnakota et al.
The Transputer, Colin Whitby-Stevens, Sigarch Newsletter, vol. 13, Issue 3, Jun. 1985, ISSN: 0149-7111, pp. 292-300.
The Message-Driven Processor: A Multicomputer Processing Node with Efficient Mechanisms, William J. Dally et al., IEEE 1992, ISSN: 0272-1732/92/0400-0023, pp. 23-39.
A Variable Instruction Stream Extension to the VLIW Architecture, Andrew Wolfe et al., ACM 1991, Architectural Support for Programming Languates and Operating Systems, ISBN: 0-89791-380-9.

Affiliated with

Also associated with

Rating

Configurable memory system does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Configurable memory system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Configurable memory system will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3663820