Configurable interface

Details Configurable interface Configurable interface

2007-05-14

2009-12-01

Cho, James H. (Department: 2819)

Electronic digital logic circuitry

Multifunctional or programmable

Array

C326S041000, C326S047000

Reexamination Certificate

active

07626418

ABSTRACT:
A configurable interface for an integrated circuit is described. The integrated circuit includes a first core, where the first core is an application specific circuit version of a Peripheral Component Interconnect Express (“PCIe”) interface device. First configuration memory cells are associated with the first core, and the first configuration memory cells are for configuring the first core. The first configuration memory cells are programmable responsive to a first portion of a configuration bitstream, and the configuration bitstream is capable of including user-logic information for programming programmable logic of the integrated circuit.

REFERENCES:
patent: 5781756 (1998-07-01), Hung
patent: 5857086 (1999-01-01), Horan et al.
patent: 5892961 (1999-04-01), Trimberger
patent: 6067595 (2000-05-01), Lindenstruth
patent: 6160418 (2000-12-01), Burnham
patent: 6204687 (2001-03-01), Schultz et al.
patent: 6292021 (2001-09-01), Furtek et al.
patent: 6522167 (2003-02-01), Ansari et al.
patent: 6792578 (2004-09-01), Brown et al.
patent: 6903575 (2005-06-01), Davidson et al.
patent: 6976160 (2005-12-01), Yin et al.
patent: 7003423 (2006-02-01), Kabani et al.
patent: 7126372 (2006-10-01), Vadi et al.
patent: 7190190 (2007-03-01), Camarota et al.
patent: 7200832 (2007-04-01), Butt et al.
patent: 7274213 (2007-09-01), Meyer et al.
patent: 7328335 (2008-02-01), Sundararajan et al.
patent: 7353162 (2008-04-01), Huang et al.
“PCI Express PIPE Endpoint LogiCORE Product Specification,” DS321 (v1.1), Apr. 11, 2005, pp. 1-14, Xilinx, Inc.
“PCI Express Endpoint Cores v3.4 Product Specification,” DS506, Feb. 15, 2007, pp. 1-20, Xilinx, Inc.
U.S. Appl. No. 11/803,521, filed May 14, 2007, Stadler, Laurent Fabris, Hard Macro-to-User Logic Interface, Xilinx, Inc. 2100 Logic Drive, San Jose, Ca 95124.
U.S. Appl. No. 11/803,522, filed May 14, 2007, Tran, Dai D., et al., Interface Device Reset, Xilinx, Inc. 2100 Logic Drive, San Jose, Ca 95124.
U.S. Appl. No. 11/803,556, filed May 14, 2007, McCarthy, Patrick C., et al., Interface Device Lane Configuration, Xilinx, Inc. 2100 Logic Drive, San Jose, Ca 95124.
U.S. Appl. No. 11/803,517, filed May 14, 2007, Case, Jerry A., Reconfiguration of a Hard Macro Via Configuration Registers, Xilinx, Inc. 2100 Logic Drive, San Jose, Ca 95124.

Affiliated with

Also associated with

Rating

Configurable interface does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Configurable interface, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Configurable interface will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4111702