Configurable cache for a microprocessor

Details Configurable cache for a microprocessor Configurable cache for a microprocessor

2011-01-25

2011-01-25

Lane, Jack A (Department: 2185)

Electrical computers and digital processing systems: memory

Addressing combined with specific memory configuration or...

Addressing cache memories

C711S154000, C711S212000

Reexamination Certificate

active

07877537

ABSTRACT:
A cache module for a central processing unit has a cache control unit coupled with a memory, and a cache memory coupled with the control unit and the memory, wherein the cache memory has a plurality of cache lines, at least one cache line of the plurality of cache lines has an address tag bit field and an associated storage area for storing instructions to be issued sequentially and at least one control bit field, wherein the control bit field is coupled with the address tag bit field to mask a predefined number of bits in the address tag bit field.

REFERENCES:
patent: 5197139 (1993-03-01), Emma et al.
patent: 5353425 (1994-10-01), Malamy et al.
patent: 5655096 (1997-08-01), Branigin
patent: 5761712 (1998-06-01), Tran et al.
patent: 5848433 (1998-12-01), Tran et al.
patent: 5887152 (1999-03-01), Tran
patent: 5913228 (1999-06-01), Bedarida
patent: 6341347 (2002-01-01), Joy et al.
patent: 6532520 (2003-03-01), Dean et al.
patent: 6598128 (2003-07-01), Yoshioka et al.
patent: 6629207 (2003-09-01), Yoshioka et al.
patent: 6957306 (2005-10-01), So et al.
patent: 2002/0116567 (2002-08-01), Vondran, Jr.
patent: 2002/0156962 (2002-10-01), Chopra et al.
patent: 2003/0070047 (2003-04-01), Dwyer et al.
patent: 2004/0073771 (2004-04-01), Chen et al.
patent: 2005/0182903 (2005-08-01), Kinter et al.
patent: 2005/0235115 (2005-10-01), Franaszek et al.
patent: 2006/0179174 (2006-08-01), Bockhaus et al.
patent: 2006/0253660 (2006-11-01), Hall
patent: 2007/0150640 (2007-06-01), Begon et al.
patent: 2007/0186035 (2007-08-01), Chiba
patent: 2008/0052499 (2008-02-01), Koc
patent: 2008/0147978 (2008-06-01), Pesavento et al.
patent: 0 795 820 (1993-02-01), None
patent: 1 729 220 (2006-06-01), None
patent: 01/57675 (2001-08-01), None
So What Is A Page Fault?; OSR Staff; OSR; May 6, 2003 (published) Jun. 7, 2003 (modified).
International Search Report and Written Opinion for PCT/US2007/087249 mailed Mar. 25, 2008.
International Search Report and Written Opinion; PCT/US2007/087600; pp. 12, Jun. 3, 2008.
Vanderwiel et al., “When Caches Aren't Enough: Data Prefetching Techniques”, Computer, IEEE Service Center, Los Alamitos, CA, US. vol. 30, No. 7., 8 pages, Jul. 1, 1997.
International Search Report with Written Opinion PCT/US2007/087238, 14 pages, Jun. 11, 2008.

Affiliated with

Also associated with

Rating

Configurable cache for a microprocessor does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Configurable cache for a microprocessor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Configurable cache for a microprocessor will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2711998