Electronic digital logic circuitry – Signal sensitivity or transmission integrity – Bus or line termination
Reexamination Certificate
2009-04-14
2011-12-27
Ismail, Shawki S (Department: 2819)
Electronic digital logic circuitry
Signal sensitivity or transmission integrity
Bus or line termination
C333S124000, C710S032000
Reexamination Certificate
active
08085062
ABSTRACT:
A multi-core/multi-package bus termination apparatus includes a configuration array and a plurality of drivers. The configuration array generates location/protocol signals that each direct one of the plurality of drivers on the bus to employ location-based bus termination or protocol-based bus termination. The plurality of drivers is coupled to the plurality of location/protocol signals, a plurality of location signals, a bus ownership signal, and a multi-package signal. Each of the plurality of drivers controls how one of a plurality of nodes is driven responsive to a first state of one of the plurality of location/protocol signals. Each has configurable multi-core/multi-package logic controls pull-up logic, first pull-down logic, and second pull-down logic according to location-based termination rules if the first state indicates the location-based termination, and controls the pull-up logic, the first pull-down logic, and the second pull-down logic according to protocol-based termination rules if the first state indicates the protocol-based termination.
REFERENCES:
patent: 5188970 (1993-02-01), York et al.
patent: 5467455 (1995-11-01), Gay et al.
patent: 5926031 (1999-07-01), Wallace et al.
patent: 6100713 (2000-08-01), Kalb et al.
patent: 6160417 (2000-12-01), Taguchi
patent: 6222389 (2001-04-01), Williams
patent: 6327632 (2001-12-01), Sollars
patent: 6356106 (2002-03-01), Greeff et al.
patent: 6377069 (2002-04-01), Veenstra et al.
patent: 6453374 (2002-09-01), Kovalan et al.
patent: 6496880 (2002-12-01), Ma et al.
patent: 6751782 (2004-06-01), Levin et al.
patent: 6836143 (2004-12-01), Song
patent: 6838900 (2005-01-01), Huang et al.
patent: 6842035 (2005-01-01), Kurts et al.
patent: 6862642 (2005-03-01), Packer et al.
patent: 6917998 (2005-07-01), Giles
patent: 6971049 (2005-11-01), Bakke et al.
patent: 7190188 (2007-03-01), Otsuka et al.
patent: 7299277 (2007-11-01), Moran et al.
patent: 7358758 (2008-04-01), Gaskins et al.
patent: 7464207 (2008-12-01), Riley et al.
patent: 7587542 (2009-09-01), Riley et al.
patent: 7659762 (2010-02-01), Schuelein
patent: 7675806 (2010-03-01), Hunter et al.
patent: 7687313 (2010-03-01), Karnezos
patent: 7767492 (2010-08-01), Gaskins et al.
patent: 7843225 (2010-11-01), Gaskins et al.
patent: 2003/0016550 (2003-01-01), Yoo et al.
patent: 2003/0039151 (2003-02-01), Matsui
patent: 2003/0120847 (2003-11-01), Muljono
patent: 2003/0221140 (2003-11-01), Bakke et al.
patent: 2007/0040573 (2007-02-01), Batt
patent: 2009/0100421 (2009-04-01), Flaming et al.
patent: 2010/0262747 (2010-10-01), Gaskins et al.
Gaskins Darius D.
Lundberg James R.
Huffman James W.
Huffman Richard K.
Ismail Shawki S
Via Technologies Inc.
White Dylan
LandOfFree
Configurable bus termination for multi-core/multi-package... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Configurable bus termination for multi-core/multi-package..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Configurable bus termination for multi-core/multi-package... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4313757