Conductor trace design to reduce common mode cross-talk and...

Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C716S030000

Reexamination Certificate

active

07043706

ABSTRACT:
A method and apparatus for reducing timing skew between conductor traces. A dielectric medium made of a resin reinforced with a fabric is provided. The fabric includes a first plurality of yarns running parallel to a first axis and a second plurality of yarns running parallel to a second axis. The first plurality of yarns are separated by a first weave pitch and the second plurality of yarns separated by a second weave pitch. At least two conductor traces are formed on the dielectric medium. The conductor traces are positioned on the dielectric medium such that the conductor traces each have substantially similar effective dielectric constants.

REFERENCES:
patent: 6304700 (2001-10-01), Brand et al.
patent: 2004/0262036 (2004-12-01), Brist et al.
patent: 2001354754 (2001-12-01), None
patent: 2004158354 (2004-06-01), None

No associations

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Conductor trace design to reduce common mode cross-talk and... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Conductor trace design to reduce common mode cross-talk and..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Conductor trace design to reduce common mode cross-talk and... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3583861

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.