Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – Insulated gate formation
Reexamination Certificate
2005-05-03
2005-05-03
Eckert, George (Department: 2815)
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
Insulated gate formation
C438S592000, C438S652000, C438S653000, C438S761000, C438S769000, C438S770000, C438S775000, C438S778000, C438S787000, C438S791000, C257S388000, C257S406000, C257S410000, C257S411000, C257S412000, C257S639000, C257S640000
Reexamination Certificate
active
06887774
ABSTRACT:
Methods and apparatus for forming word line stacks comprise forming a thin nitride layer coupled between a bottom silicon layer and a conductor layer. In a further embodiment, a diffusion barrier layer is coupled between the thin nitride layer and the bottom silicon layer. The thin nitride layer is formed by annealing a silicon oxide film in a nitrogen-containing ambient.
REFERENCES:
patent: 4682407 (1987-07-01), Wilson et al.
patent: 4755865 (1988-07-01), Wilson et al.
patent: 4774204 (1988-09-01), Havemann
patent: 4784973 (1988-11-01), Stevens et al.
patent: 4788160 (1988-11-01), Havemann et al.
patent: 4897368 (1990-01-01), Kobushi et al.
patent: 4912542 (1990-03-01), Suguro
patent: 4923822 (1990-05-01), Wang et al.
patent: 4935804 (1990-06-01), Ito et al.
patent: 5210043 (1993-05-01), Hosaka
patent: 5234794 (1993-08-01), Sebald et al.
patent: 5313087 (1994-05-01), Chan et al.
patent: 5381302 (1995-01-01), Sandhu et al.
patent: 5384485 (1995-01-01), Nishida et al.
patent: 5395787 (1995-03-01), Lee et al.
patent: 5397744 (1995-03-01), Sumi et al.
patent: 5534713 (1996-07-01), Ismail et al.
patent: 5541131 (1996-07-01), Yoo et al.
patent: 5545574 (1996-08-01), Chen et al.
patent: 5545581 (1996-08-01), Armacost et al.
patent: 5557567 (1996-09-01), Bergemont et al.
patent: 5569947 (1996-10-01), Iwasa et al.
patent: 5624869 (1997-04-01), Agnello et al.
patent: 5633177 (1997-05-01), Anjum
patent: 5633200 (1997-05-01), Hu
patent: 5637533 (1997-06-01), Choi
patent: 5650648 (1997-07-01), Kapoor
patent: 5656546 (1997-08-01), Chen et al.
patent: 5665646 (1997-09-01), Kitano
patent: 5668394 (1997-09-01), Lur et al.
patent: 5682055 (1997-10-01), Huang et al.
patent: 5710438 (1998-01-01), Oda et al.
patent: 5723893 (1998-03-01), Yu et al.
patent: 5726479 (1998-03-01), Matsumoto et al.
patent: 5728625 (1998-03-01), Tung
patent: 5736455 (1998-04-01), Iyer et al.
patent: 5739064 (1998-04-01), Hu et al.
patent: 5776815 (1998-07-01), Pan et al.
patent: 5776823 (1998-07-01), Agnello et al.
patent: 5796151 (1998-08-01), Hsu et al.
patent: 5856698 (1999-01-01), Hu et al.
patent: 5874351 (1999-02-01), Hu et al.
patent: 5874353 (1999-02-01), Lin et al.
patent: 5925918 (1999-07-01), Wu et al.
patent: 5945719 (1999-08-01), Tsuda
patent: 5998290 (1999-12-01), Wu et al.
patent: 6291868 (2001-09-01), Weimer et al.
patent: 6362086 (2002-03-01), Weimer
patent: 0746015 (1996-12-01), None
Beyers, Robert , et al., “Titanium disilicide formation on heavily doped silicon substrates”,Journal of Applied Physics, vol. 61, No. 11,(Jun. 1, 1987),5110-5117.
Hosoya, Tetsuo , et al., “A Polycide Gate Electrode with a Conductive Diffusion Barrier Formed with ECR Nitrogen Plasma for Dual Gate CMOS”,IEEE Transactions on Electron Devices, 42, No. 12,(Dec. 1995),pp. 2111-2116.
Ito, Takashi , et al., “A Nitride-Isolated Molybdenum-Polysilicon Gate Electrode for MOS VLSI Circuits”,IEEE Transactions on Electron Devices, vol. ED-33, No. 4,(Apr. 1986),464-468.
Kobushi, Kazuhiro , et al., “A High Integrity and Low Resistance Ti-Polycide Gate Using a Nitrogen Ion-Implanted Buffer Layer”,Japanese Journal of Applied Physics/Part 2: Letters, 27(11), (Nov. 1988),L2158-L2160.
Pan, Paihung , et al., “Highly Conductive Electrodes for CMOS”,Proc. of the international symposium on ULSI Sci & Tech, ECS, Inc., Pennington, NJ,(1989),104-109.
Shimizu, S. , et al., “0.15um CMOS Process for High Performance and High Reliability”,IEEE, (1994),pp. 4.1.1-4.1.4.
DeBoer Scott
Hu Yongjun
Thakur Randhir P.S.
Eckert George
Schwegman Lundberg Woessner & Kluth P.A.
Warren Matthew E.
LandOfFree
Conductor layer nitridation does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Conductor layer nitridation, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Conductor layer nitridation will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3424663