Active solid-state devices (e.g. – transistors – solid-state diode – Field effect device – Having insulated electrode
Reexamination Certificate
2002-08-29
2004-09-28
Thomas, Tom (Department: 2815)
Active solid-state devices (e.g., transistors, solid-state diode
Field effect device
Having insulated electrode
C257S406000, C257S410000, C257S639000, C257S649000
Reexamination Certificate
active
06798026
ABSTRACT:
FIELD OF THE INVENTION
The present invention relates to the manufacture of semiconductor devices, and in particular, to the manufacture of gate structures utilized in advanced semiconductor products, having a nitrided conductor layer.
BACKGROUND
Semiconductor memory devices are comprised of an array of memory cells. Each memory cell is comprised of a capacitor, on which the charge stored represents the logical state of the memory cell. A charged capacitor corresponds to a logical state of “1” and an uncharged capacitor corresponds to a logical state of “0.” Word lines activate access transistors, so that the logical state of a memory cell can be read. Gates of multiple transistors are formed as one word line.
An example of a word line's application is in a dynamic random access memory (DRAM). In a DRAM, a common word line, used to access memory cells, is fabricated on a p-type silicon substrate coated with a thin film of silicon dioxide (SiO
2
), known as gate oxide. Then, a word line is formed on the gate oxide layer as a two-layer stack, comprising silicon (or polysilicon), coated with a conductor material. The most common two-layer stack used in the industry is a layer of polysilicon, coated with a tungsten silicide layer. Tungsten silicide is used because of its good integration properties, such as providing good thermal stability, stability during source/drain oxidation, and stability during dry etching, as well as having a low resistivity. Although titanium silicide is approximately 75% less resisitive than tungsten silicide, it has not been used extensively in two-layer stacks because it is not as thermally stable. Titanium silicide tends to agglomerate during subsequent high temperature processing steps. Alternatively, a metal is used instead of a silicide for the conductor layer.
Of primary concern is minimizing resistivity throughout the word line, due to the need to reduce RC time constants and access multiple memory cells in as short a period of time as possible. The problem is especially critical due to the extended length of word lines. Diffusion of silicon from the bottom polysilicon layer to the top conductor layer increases the resistivity of the two-layer stack. When silicon diffuses through the stack, it reacts with the conductor layer elements, increasing the resistivity of the conductor layer. When the conductor layer is formed of a metal, silicides are formed, which have a higher resistivity than pure metal.
One previous unsuccessful attempt to solve this diffusion problem introduces a third layer, which acts as a diffusion barrier, between the silicon and conductor layers. For example, a silicon nitride layer is used as the third layer in a two-layer stack. However, the silicon nitride diffusion barrier layer of Ito et al. (IEEE Transactions on Electron Devices, ED-33 (1986), 464 and U.S. Pat. No. 4,935,804) is difficult to employ because it must be ultrathin (less than 3 nanometers thick) to allow tunneling of charges through the layer, yet thick enough to act as a reaction barrier between the polysilicon and conductor layer elements.
Another diffusion barrier used in the past is comprised of a titanium nitride layer interposed between a two-layer stack. The conductive titanium nitride barrier layer of Pan et al. (IBM General Technology Division, “Highly Conductive Electrodes for CMOS”) attempts to solve the problems of Ito et al., but it requires a special source/drain (S/D) oxidation process when forming oxide spacers to maintain gate oxide layer integrity. A special process is required due to the tendency for tungsten and titanium nitride to oxidize, resulting in degradation of these layers. This adds time and cost to the fabrication process.
In ultra large scale integrated (ULSI) circuits, a highly conductive word line is necessary to improve circuit density and performance. In order to maintain a highly conductive word line, it is necessary to provide an effective method for decreasing diffusion within the two-layer stack. As devices are scaled down in size, word line widths are also decreased. While smaller line widths result in a decreased amount of resistance, this decrease is more than offset by an increase in resistance due to the longer length of word lines. To date, word line resistance is one of the primary limitations of achieving faster ULSI circuits. A method for decreasing the resistivity of word lines is needed for use in ULSI applications.
In addition to creating a diffusion barrier layer in a two-layer word line stack, another way of decreasing resistance in a word line is by forming a high conductivity film on the word line. Such films are commonly formed of a refractory metal silicide, such as titanium silicide (TiSi
2
). Titanium is preferably used as the refractory metal component because it has the ability to reduce oxygen, which remains on surfaces in the form of native oxides. Native oxides are reduced to titanium oxide by titanium. Native oxides degrade interface stability, and often cause device failure if not removed.
There is a need to decrease the overall resistivity of a word line stack. One way that this needs to be accomplished is by preventing silicidation at the interface between the bottom silicon layer and the conductor layer in such a stacked structure. While diffusion barrier layers are one attempt to alleviate this problem, additional methods are needed to further decrease the resistivity. One way of preventing silicidation at the interface between the two layers in a word line stack is by forming a thin nitride layer at the interface. Conventionally, this is done by implanting nitrogen at the interface and annealing. However, implantation is not a preferred way of forming such layers, particularly in shallow junctions.
SUMMARY OF THE INVENTION
A method for forming a word line, which is used in ultra-large scale integrated (ULSI) circuits, produces lower resistivity word lines than those formed using prior art techniques. In one embodiment of the invention, a thin nitride layer is formed at the interface between a bottom silicon layer and a conductor layer in a word line stack. The nitride layer improves high temperature stability of the conductor layer. Thermal stability of the conductor layer is improved because the nitride layer inhibits uncontrollable, massive silicidation, which results from pin holes, or other defect sites at the interface between the conductor layer and the bottom silicon layer. Furthermore, leakage currents are reduced due to the nitride layer. Using the method of the invention for nitriding the conductor layer/bottom silicon layer interface is preferable to using prior art methods of implanting nitrogen at the interface. Implanted nitrogen is plagued by straggle, which causes problems in shallow junction applications.
REFERENCES:
patent: 4682407 (1987-07-01), Wilson et al.
patent: 4755865 (1988-07-01), Wilson et al.
patent: 4774204 (1988-09-01), Havemann
patent: 4784973 (1988-11-01), Stevens et al.
patent: 4788160 (1988-11-01), Havemann et al.
patent: 4897368 (1990-01-01), Kobushi et al.
patent: 4912542 (1990-03-01), Suguro
patent: 4923822 (1990-05-01), Wang et al.
patent: 4935804 (1990-06-01), Ito et al.
patent: 5210043 (1993-05-01), Hosaka
patent: 5234794 (1993-08-01), Sebald et al.
patent: 5313087 (1994-05-01), Chan et al.
patent: 5381302 (1995-01-01), Sandhu et al.
patent: 5384485 (1995-01-01), Nishida et al.
patent: 5395787 (1995-03-01), Lee et al.
patent: 5397744 (1995-03-01), Sumi et al.
patent: 5534713 (1996-07-01), Ismail et al.
patent: 5541131 (1996-07-01), Yoo et al.
patent: 5545574 (1996-08-01), Chen et al.
patent: 5545581 (1996-08-01), Armacost et al.
patent: 5557567 (1996-09-01), Bergemont et al.
patent: 5569947 (1996-10-01), Iwasa et al.
patent: 5624869 (1997-04-01), Agnello et al.
patent: 5633177 (1997-05-01), Anjum
patent: 5633200 (1997-05-01), Hu
patent: 5637533 (1997-06-01), Choi
patent: 5650648 (1997-07-01), Kapoor
patent: 5656546 (1997-08-01), Chen et al.
patent: 5665646 (1997-09-01), Kitano
patent: 5668394 (1997-09-01), Lur et al.
patent: 5682055 (1997-10-0
DeBoer Scott
Hu Yongjun
Thakur Randhir P. S.
Micro)n Technology, Inc.
Schwegman Lundberg Woessner & Kluth P.A.
Thomas Tom
Warren Matthew E.
LandOfFree
Conductor layer nitridation does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Conductor layer nitridation, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Conductor layer nitridation will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3218236