Conductive interconnect structures and methods for forming...

Details Conductive interconnect structures and methods for forming... Conductive interconnect structures and methods for forming...

2000-01-31

2002-10-22

Loke, Steven (Department: 2811)

Active solid-state devices (e.g., transistors, solid-state diode

Combined with electrical contact or lead

Ball or nail head type contact, lead, or bond

C257S778000, C257S789000, C438S108000, C438S612000

Reexamination Certificate

active

06469394

ABSTRACT:

FIELD OF THE INVENTION
Embodiments of the invention relate to conductive interconnect structures and methods for forming conductive interconnect structures.
BACKGROUND OF THE INVENTION
In electrical assemblies such as multichip modules, integrated circuit chips are electrically coupled to a circuit substrate through one or more interconnect structures. These interconnect structures provide electrical pathways between the chip and the circuit substrate. For example, interconnect structures such as conductive posts can be disposed between a chip and a circuit substrate to electrically communicate the chip and the substrate.
If plural interconnect structures are disposed between a chip and a circuit substrate, at least one end of each interconnect structure is soldered to the chip or the circuit substrate. The steps used in a typical soldering process include fluxing, reflowing, and post-solder cleaning. After solder paste is applied to the surfaces to be joined, a flux in the solder paste removes metal oxides (fluxes) from the solder particles in the solder paste and from the surfaces to be soldered. Removing oxides is desirable, because metal oxides typically increase the resistance of the formed solder joint and decrease the wettability of the solder. During reflow, the solder paste is heated and the solder particles coalesce into a cohesive solder body. The solder body joins the surfaces to be soldered so that they are in electrical communication with each other. After reflow, flux residue generated during the fluxing step is removed in the post-solder cleaning step. In a typical post-solder cleaning step, a solvent is applied to the solder joint to remove flux residue from the solder joint.
Fluxing has generally been effective to form interconnections between a chip and a circuit substrate. However, fluxing increases the number of steps used in the interconnection process. This consequently increases the cost of producing the intended product. Moreover, many solvents used in the post-solder cleaning step, are not environmentally friendly. In view of these problems, it would be desirable to provide for interconnect structures which can potentially decrease or eliminate fluxing steps in an interconnection process.
SUMMARY OF THE INVENTION
Embodiments of the invention are directed to interconnect structures and methods of making and using interconnect structures.
One embodiment of the invention is directed to a conductive post comprising: a tapered first end portion having a first substantially planar surface and a concave surface adjacent to the first planar surface, a second end portion including a second substantially planar surface, wherein the second planar surface has a larger area than the first planar surface; and an intermediate portion disposed between the first end portion and the second end portion.
Another embodiment of the invention is directed to a method for forming a conductive interconnect structure, the method comprising: forming a conductive body on a conductive region, wherein a first end portion of the conductive body is disposed distal to the conductive region and a second end portion of the conductive body is disposed proximate the conductive region; and removing conductive material from the first end portion of the conductive body such that the first end portion is tapered.
Another embodiment of the invention is directed a method comprising forming an electrically conductive article comprising a dielectric layer, a conductive region on the dielectric layer, and a conductive post on the conductive region, wherein a tapered first end portion, of the conductive post is distal to the conductive region, and a second end portion of the conductive post is proximate to the conductive region; and inserting at least a portion of the tapered first end portion into a solder body, wherein the tapered first end portion is in electrical communication with an interior region of the solder body.
These and other embodiments of the invention are described in further detail below.


REFERENCES:
patent: 4045312 (1977-08-01), Satoshi
patent: 4067104 (1978-01-01), Tracy
patent: 4376505 (1983-03-01), Wojcik
patent: 4418857 (1983-12-01), Ainslie et al.
patent: 4835344 (1989-05-01), Iyogi et al.
patent: 4878294 (1989-11-01), Dugan et al.
patent: 4921157 (1990-05-01), Dishon et al.
patent: 4955523 (1990-09-01), Calomagno et al.
patent: 5014111 (1991-05-01), Tsuda et al.
patent: 5027062 (1991-06-01), Dugan et al.
patent: 5054192 (1991-10-01), Cray et al.
patent: 5057453 (1991-10-01), Endo et al.
patent: 5074947 (1991-12-01), Estes et al.
patent: 5075965 (1991-12-01), Carey et al.
patent: 5092036 (1992-03-01), Hu et al.
patent: 5164818 (1992-11-01), Blum et al.
patent: 5299729 (1994-04-01), Matsushita et al.
patent: 5334804 (1994-08-01), Love et al.
patent: 5376585 (1994-12-01), Lin et al.
patent: 5447871 (1995-09-01), Goldstein
patent: 5448016 (1995-09-01), DiPaolo et al.
patent: 5466635 (1995-11-01), Lynch et al.
patent: 5483741 (1996-01-01), Akram et al.
patent: 5506514 (1996-04-01), Difrancesco
patent: 5508561 (1996-04-01), Tago et al.
patent: 5527734 (1996-06-01), van der Putten
patent: 5531021 (1996-07-01), Kolman et al.
patent: 5541135 (1996-07-01), Pfeifer et al.
patent: 5545589 (1996-08-01), Tomura et al.
patent: 5558271 (1996-09-01), Rostoker et al.
patent: 5559054 (1996-09-01), Adamjee
patent: 5579573 (1996-12-01), Baker et al.
patent: 5607877 (1997-03-01), Matsuda et al.
patent: 5611481 (1997-03-01), Akamatsu et al.
patent: 5620129 (1997-04-01), Rogren
patent: 5633204 (1997-05-01), Tago et al.
patent: 5640052 (1997-06-01), Tsukamoto
patent: 5667132 (1997-09-01), Chirovsky et al.
patent: 5668410 (1997-09-01), Yamamoto
patent: 5672260 (1997-09-01), Carey et al.
patent: 5722162 (1998-03-01), Chou et al.
patent: 5737833 (1998-04-01), Motomura et al.
patent: 5743006 (1998-04-01), Beratan
patent: 5746903 (1998-05-01), Beilin et al.
patent: 5889326 (1999-03-01), Tanaka
patent: 6198169 (2000-03-01), Kobayashi et al.
patent: 0-327-399 (1989-03-01), None

Affiliated with

Also associated with

Rating

Conductive interconnect structures and methods for forming... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Conductive interconnect structures and methods for forming..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Conductive interconnect structures and methods for forming... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2996481