Active solid-state devices (e.g. – transistors – solid-state diode – Field effect device – Having insulated electrode
Reexamination Certificate
2001-02-16
2002-12-24
Wojciechowicz, Edward (Department: 2815)
Active solid-state devices (e.g., transistors, solid-state diode
Field effect device
Having insulated electrode
C257S074000, C257S211000, C257S278000, C257S347000, C257S352000
Reexamination Certificate
active
06498372
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Technical Field
The present invention relates to a method and structure for conductively coupling electrical structures to a semiconductor device located under a buried oxide layer.
2. Related Art
An electrostatic discharge device (ESD) located within a substrate and above a buried oxide layer is surrounded by thermally insulative material in silicon-on-insulator (SOI) structures. For example, the ESD device may be surrounded by the buried oxide layer on the bottom, small trench isolations on the sides, and interlevel dielectric on the top. An electrostatic discharge device must be able to handle large electrical currents that result from static discharge, from a human body or the environment onto an integrated circuit coupled to, or integral with, the substrate. Such large electrical currents generate substantial heat which cannot be effectively dissipated away from the ESD device, because of the surrounding electrically and thermally insulative material.
A method and structure is needed for effectively dissipating heat during an electrostatic discharge event on SOI.
SUMMARY OF THE INVENTION
The present invention provides an electronic structure, comprising:
a bulk semiconductor substrate having a semiconductor device, wherein the semiconductor device includes M diffusions, wherein M is at least 2, wherein a first diffusion of the M diffusions is a P
+
diffusion, and wherein a second diffusion of the M diffusions is a N
+
diffusion;
a silicon-on-insulator (SOI) structure on the bulk semiconductor substrate, wherein the SOI structure includes an insulator layer on the bulk semiconductor substrate and a semiconductor layer on the insulator layer; and
M conductive plugs self-aligned with the M diffusions and extending through a portion of the SOI layer such that an end of each conductive plug is in conductive contact with a corresponding diffusion of the M diffusions.
The present invention provides a method for forming an electronic structure, comprising the steps of:
providing a bulk semiconductor substrate;
forming a silicon-on-insulator (SOI) structure on the bulk semiconductor substrate, wherein the SOI structure includes an insulator layer on the bulk semiconductor substrate and a semiconductor layer on the insulator layer;
forming a trench structure through the SOI layer, wherein an end of the trench structure is interfaced with the bulk semiconductor substrate;
forming a semiconductor device in the bulk semiconductor substrate by use of the trench structure, wherein the semiconductor device includes M diffusions, wherein M is at least 2, wherein a first diffusion of the M diffusions is a P
+
diffusion, and wherein a second diffusion of the M diffusions is a N
+
diffusion; and
forming M conductive plugs self-aligned with the M diffusions and extending through a portion of the SOI layer such that an end of each conductive plug is in conductive contact with a corresponding diffusion of the M diffusions.
The present invention provides a method and structure for effectively dissipating heat during an electrostatic discharge event.
REFERENCES:
patent: 4423431 (1983-12-01), Sasaki
patent: 4649627 (1987-03-01), Abernathey et al.
patent: 4889829 (1989-12-01), Kawai
patent: 5116768 (1992-05-01), Kawamura
patent: 5338965 (1994-08-01), Malhi
patent: 5525814 (1996-06-01), Malhi
patent: 5631485 (1997-05-01), Wei et al.
patent: 5740099 (1998-04-01), Tanigawa
patent: 5889293 (1999-03-01), Rutten et al.
patent: 5894152 (1999-04-01), Jaso et al.
patent: 5923067 (1999-07-01), Voldman
patent: 5956597 (1999-09-01), Furukawa et al.
patent: 6034399 (2000-03-01), Brady et al.
Brown Jeffrey S.
Gauthier Jr. Robert J.
Rankin Jed H.
Tonti William R.
Chadurjian Mark F.
Schmeiser Olsen & Watts
Wojciechowicz Edward
LandOfFree
Conductive coupling of electrical structures to a... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Conductive coupling of electrical structures to a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Conductive coupling of electrical structures to a... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2972182