Conditional move instruction formed into one decoded...

Details Conditional move instruction formed into one decoded... Conditional move instruction formed into one decoded...

2006-12-18

2011-12-13

Vicary, Keith (Department: 2183)

Electrical computers and digital processing systems: processing

Dynamic instruction dependency checking, monitoring or...

Reducing an impact of a stall or pipeline bubble

Reexamination Certificate

active

08078846

ABSTRACT:
A conditional move instruction implemented in a processor by forming and processing two decoded instructions, and applications thereof. In an embodiment, the conditional move instruction specifies a first source operand, a second source operand, and a third operand that is both a source and a destination. If the value of the second operand is not equal to a specified value, the first decoded instruction moves the third operand to a completion buffer register. If the value of the second operand is equal to the specified value, the second decoded instruction moves the value of the first operand to the completion buffer. When the decoded instruction that performed the move graduates, the contents of the completion buffer register is transferred to a register file register specified by the third operand.

REFERENCES:
patent: 5091851 (1992-02-01), Shelton et al.
patent: 5109520 (1992-04-01), Knierim
patent: 5193167 (1993-03-01), Sites et al.
patent: 5325511 (1994-06-01), Collins et al.
patent: 5493523 (1996-02-01), Huffman
patent: 5493667 (1996-02-01), Huck et al.
patent: 5510934 (1996-04-01), Brennen et al.
patent: 5526504 (1996-06-01), Hsu et al.
patent: 5537538 (1996-07-01), Bratt et al.
patent: 5546545 (1996-08-01), Rich
patent: 5568630 (1996-10-01), Killian et al.
patent: 5572704 (1996-11-01), Bratt et al.
patent: 5586278 (1996-12-01), Papworth et al.
patent: 5604909 (1997-02-01), Joshi et al.
patent: 5606683 (1997-02-01), Riordan
patent: 5632025 (1997-05-01), Bratt et al.
patent: 5670898 (1997-09-01), Fang
patent: 5734881 (1998-03-01), White et al.
patent: 5740402 (1998-04-01), Bratt et al.
patent: 5758112 (1998-05-01), Yeager et al.
patent: 5764999 (1998-06-01), Wilcox et al.
patent: 5765037 (1998-06-01), Morrison et al.
patent: 5781753 (1998-07-01), McFarland et al.
patent: 5784584 (1998-07-01), Moore et al.
patent: 5799165 (1998-08-01), Favor et al.
patent: 5802339 (1998-09-01), Sowadsky et al.
patent: 5802386 (1998-09-01), Kahle et al.
patent: 5805913 (1998-09-01), Guttag et al.
patent: 5809326 (1998-09-01), Nogami
patent: 5809336 (1998-09-01), Moore et al.
patent: 5848433 (1998-12-01), Tran et al.
patent: 5881257 (1999-03-01), Glass et al.
patent: 5884061 (1999-03-01), Hesson et al.
patent: 5923862 (1999-07-01), Nguyen et al.
patent: 5954815 (1999-09-01), Joshi et al.
patent: 5961629 (1999-10-01), Nguyen et al.
patent: 5966734 (1999-10-01), Mohamed et al.
patent: 6044478 (2000-03-01), Green
patent: 6076159 (2000-06-01), Fleck et al.
patent: 6079014 (2000-06-01), Papworth et al.
patent: 6085315 (2000-07-01), Fleck et al.
patent: 6216200 (2001-04-01), Yeager
patent: 6223278 (2001-04-01), Morrison
patent: 6247124 (2001-06-01), Joshi et al.
patent: 6249862 (2001-06-01), Chinnakonda et al.
patent: 6266755 (2001-07-01), Yeager
patent: 6269436 (2001-07-01), Tran et al.
patent: 6298438 (2001-10-01), Thayer et al.
patent: 6304960 (2001-10-01), Yeh et al.
patent: 6308252 (2001-10-01), Agarwal et al.
patent: 6393550 (2002-05-01), Fetterman
patent: 6430655 (2002-08-01), Courtright et al.
patent: 6473837 (2002-10-01), Hughes et al.
patent: 6477639 (2002-11-01), Krishnan et al.
patent: 6505285 (2003-01-01), Rabinovici et al.
patent: 6546477 (2003-04-01), Russo et al.
patent: 6557127 (2003-04-01), Adams et al.
patent: 6594728 (2003-07-01), Yeager
patent: 6598148 (2003-07-01), Moore et al.
patent: 6691221 (2004-02-01), Joshi et al.
patent: 6757817 (2004-06-01), Booth
patent: 6760835 (2004-07-01), Yu
patent: 6836833 (2004-12-01), Kinter et al.
patent: 6915395 (2005-07-01), Singh
patent: 7032226 (2006-04-01), Nemirovsky et al.
patent: 7624256 (2009-11-01), Sartorius et al.
patent: 2002/0002666 (2002-01-01), Dulong et al.
patent: 2002/0019928 (2002-02-01), Saulsbury
patent: 2002/0103991 (2002-08-01), Overkamp et al.
patent: 2002/0112142 (2002-08-01), Emer et al.
patent: 2004/0148496 (2004-07-01), Thimmannagari et al.
patent: 2004/0193858 (2004-09-01), Ahmad et al.
patent: 2005/0102483 (2005-05-01), Kinter et al.
patent: 2005/0246499 (2005-11-01), Saida et al.
patent: 2006/0095732 (2006-05-01), Tran et al.
patent: 2006/0149904 (2006-07-01), Mowry
patent: 2006/0259747 (2006-11-01), Gonzalez et al.
patent: 2009/0006811 (2009-01-01), Badran-Louca et al.
patent: 2304215 (1997-03-01), None
patent: 2322718 (1998-09-01), None
patent: WO 02/082278 (2002-10-01), None
PowerPC 604 RISC Microprocessor Technical Summary, Motorola, 1994.
Mahlke et al. (A Comparison of Full and Partial Predicated Execution Support for ILP Processors) ISCA '95, 1995 ACM, pp. 138-149.
ADSP-21535 Blackfin™ DSP Brochure, Analog Devices, Inc., 4 pages (2001).
Andes R10000 User's Manual, Revision 2.0, MIPS Technologies, Inc., Entire Text (Sep. 19, 1996).
Arvind, A. and Maessen, J.-W., “Memory Model = Instruction Reordering + Store Atomicity,”ACM SIGARCH Computer Architecture News, vol. 34, Issue 2, pp. 29-40 (May 2006).
Banakar, R. et al., “Scratchpad Memory: A Design Alternative for Cache On-chip memory in Embedded Systems,”Proceedings of CODES '02, ACM, Estes Park, Colorado, pp. 73-78 (May 2002).
Bellas, N. et al., “Architectural and Compiler Techniques for Energy Reduction in High-Performance Microprocessors,”IEEE Trans. on Very Large Scale Integration(VLSI)Systems, vol. 8, No. 3, pp. 317-326 (Jun. 2000).
Bird, P.L. et al., “The Effectiveness of Decoupling,”Proceedings of the 7th Int'l Conference on Supercomputing, pp. 47-56, ACM Press, New York, NY (1993).
Bratt, J.P. et al., U.S. Appl. No. 08/168,094, filed Dec. 15, 1993, entitled “Superscalar Microprocessor Instruction Pipeline Including Instruction Dispatching and Kill Control”.
Buti, T.N. et al., “Organization and implementation of the register-renaming mapper for out-of-order IBM POWER4 processors,”IBM J. Res. &Dev. 49(1):167-188, International Business Machines Corporation (Jan. 2005).
Cotterell, S. and Vahid, F., “Tuning of Loop Cache Architecture to Programs in Embedded System Design,”ISSS'02, 6 pages (Oct. 2002).
Courtright, D., “Introducing: The MIPS32™ 4Kc™ and MIPS32™ 4Kp™ Processor Cores ‘Jade’,” paper slide presentation distributed at the Embedded Microprocessor Forum, pp. 1-25 (May 1999).
Dally, W.J. et al., U.S. Appl. No. 09/637,500, filed Aug. 11, 2000, entitled “High Performance RISC Instruction Set Digital Signal Processor Having Circular Buffer and Looping Controls”.
De Vries, H.,Understanding the detailed Architecture of AMD's 64 bit Core, 85 pages, printed Oct. 16, 2007 from http://chip-architect.com
ews/2003—09—21—Detailed—Architecture—of—AMDs—64bit—Core.html (Sep. 21, 2003).
Flynn et al., “Using Simple Tools to Evaluate Complex Architectural Trade-Offs,”IEEE Micro, pp. 67-75 (Jul.-Aug. 2000).
Fukuoka, K. et al., “Leakage Power Reduction for Clock Gating Scheme on PD-SOI,”IEEE Computer Society Int'l Symp. on Circuits and Systems, pp. 613-616 (2004).
Goodman, J.R. et al., “PIPE: A VLSI Decoupled Architecture,”ACM SIGARCH Computer Architecture News, pp. 20-27, ACM Press, New York, NY (Jun. 1985).
Gwennap, L., “MIPS R10000 Uses Decoupled Architecture,”Microprocessor Report, vol. 8, No. 14, pp. 1-5 (Oct. 24, 1994).
Gwennap, L., “MIPS R12000 to Hit 300 MHz,”Microprocessor Report, vol. 11, No. 13, pp. 1-4 (Oct. 6, 1997).
Gwennap, L., “MIPS Roadmap Focuses on Bandwidth,”Microprocessor Report, pp. 1-3 (May 12, 1997).
Gwennap, L., “SGI Provides Overview of TFP CPU,”Microprocessor Report, vol. 7, No. 2, pp. 1-2 (Feb. 15, 1993).
Gwennap, L., “TFP Designed for Tremendous Floating Point,”Microprocessor Report, vol. 7, No. 11, pp. 1-5 (Aug. 23, 1993).
Hennessy, J.L. and Patterson, D.A.,Computer Architecture: A Quantitative Approach—Third Edition, Morgan Kaufmann Publishers, ISBN 1-55860-724-2, pp. 608-609 (2003).
Intel Architecture Software Developer's Manual—vol. 2: Instruction Set Reference, Intel. Corporat

Affiliated with

Also associated with

Rating

Conditional move instruction formed into one decoded... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Conditional move instruction formed into one decoded..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Conditional move instruction formed into one decoded... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4316774