Electrical computers and digital processing systems: processing – Processing control – Instruction modification based on condition
Reexamination Certificate
2006-10-24
2006-10-24
Tsai, Henry W. H. (Department: 2181)
Electrical computers and digital processing systems: processing
Processing control
Instruction modification based on condition
C712S022000
Reexamination Certificate
active
07127593
ABSTRACT:
A method for conditionally performing a SIMD operation causing a predetermined number of result objects to be held in a combination of different ones of a plurality of destination stores, the method comprising receiving and decoding instruction fields to determine at least one source store, a plurality of destination stores and at least one control store, said source and destination stores being capable of holding one or a plurality of objects, each object defining a SIMD lane. Conditional execution of the operation on a per SIMD lane basis is controlled using a plurality of pre-set indicators of the at least one control store designated in the instruction, wherein each said pre-set indicator i controls a predetermined number of result lanes p, where p takes a value greater than or equal to two. A predetermined number of result objects are sent to the destination stores such that the predetermined number of result objects are held by a combination of different ones of the plurality of destination stores.
REFERENCES:
patent: 3325785 (1967-06-01), Stevens
patent: 3958227 (1976-05-01), Evans
patent: 4589065 (1986-05-01), Auslander et al.
patent: 4589087 (1986-05-01), Auslander et al.
patent: 4748585 (1988-05-01), Chiarulli et al.
patent: 5056015 (1991-10-01), Baldwin et al.
patent: 5471593 (1995-11-01), Branigin
patent: 5530825 (1996-06-01), Black et al.
patent: 5542084 (1996-07-01), Lowe, Jr.
patent: 5555428 (1996-09-01), Radigan et al.
patent: 5568631 (1996-10-01), Webb
patent: 5615386 (1997-03-01), Amerson et al.
patent: 5838984 (1998-11-01), Nguyen et al.
patent: 5996070 (1999-11-01), Yamada et al.
patent: 6052776 (2000-04-01), Miki et al.
patent: 6282628 (2001-08-01), Dubey et al.
patent: 6298438 (2001-10-01), Thayer et al.
patent: 6336178 (2002-01-01), Favor
patent: 6338137 (2002-01-01), Shiell et al.
patent: 6676291 (2004-01-01), Ahn
patent: 6748521 (2004-06-01), Hoyle
patent: 6757819 (2004-06-01), Hoyle et al.
patent: 6772325 (2004-08-01), Irie et al.
patent: 2001/0042190 (2001-11-01), Tremblay et al.
patent: 0 130 381 (1985-01-01), None
patent: 0 395 348 (1990-10-01), None
patent: 1 089 170 (2001-04-01), None
patent: WO 01/06353 (2001-01-01), None
International Search Report issued Mar. 19, 2003 for Appl. No. EP 02 25 4000, 3 pages.
Heinrich, Joe, MIPS R4000 Microprocessor User's Manual 2nded. 1994. p. A-33.
Hennessy and Patterson. Computer Organization and Design, 2nded. Morgan Kaufmann Publishers, Inc., 1998, pp. 384, 386 and 387.
Intel Architecture Software Developer's Manual, 1997, vol. 1: Basic Architecture, pp. 3-10 to 3-12, 6-23, 6-31 to 6-33, A-1 to A-4 and B-1 to B-2 and vol. 2, Instruction Set Reference, pp. 3-241 to 3-243.
The PowerPC Architecture: A Specification for a New Family of RISC Processors, Morgan Kaufmann Publishers, Inc, 1994, pp. 36-37.
Lee, Ruby B., “Subword Parallelism With MAX-2”IEEE Inc., vol. 16, No. 4, 1996.
Broadcom Corporation
Sterne Kessler Goldstein & Fox PLLC
Tsai Henry W. H.
LandOfFree
Conditional execution with multiple destination stores does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Conditional execution with multiple destination stores, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Conditional execution with multiple destination stores will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3668748